

August 1986 Revised March 2000

# DM74LS240 • DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

### **General Description**

These buffers/line drivers are designed to improve both the performance and PC board density of 3-STATE buffers/drivers employed as memory-address drivers, clock drivers, and bus-oriented transmitters/receivers. Featuring 400 mV of hysteresis at each low current PNP data line input, they provide improved noise rejection and high fanout outputs and can be used to drive terminated lines down to  $133\Omega.$ 

### **Features**

- 3-STATE outputs drive bus lines directly
- PNP inputs reduce DC loading on bus lines
- Hysteresis at data inputs improves noise margins
- $\blacksquare \ \, \mathsf{Typical} \,\, \mathsf{I}_{\mathsf{OL}} \, (\mathsf{sink} \,\, \mathsf{current})$ 
  - 24 mA
- Typical I<sub>OH</sub> (source current) -15 mA
- Typical propagation delay times

Inverting 10.5 ns

Noninverting 12 ns

- Typical enable/disable time 18 ns
- Typical power dissipation (enabled)


Inverting 130 mW Noninverting 135 mW


### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS240SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS241WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS241N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

### **Connection Diagrams**





© 2000 Fairchild Semiconductor Corporation

DS006411

www.fairchildsemi.com

## **Function Tables**

### DM74LS240

Inp	Output		
G	Α	Y	
L	L	Н	
L	Н	L	
Н	X	Z	

### DM74LS241

Inputs				Outputs		
G	G	1A	2A	1Y	2Y	
Х	L	L	Х	L		
X	L	Н	Х	Н		
X	Н	X	X	Z		
Н	X	X	L		L	
Н	X	X	Н		Н	
L	Х	Х	Х		Z	

- L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIGH Logic Level Z = High Impedance

## Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			-15	mA
I <sub>OL</sub>	LOW Level Output Current			24	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)


Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18$	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
HYS	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> ) Data Inputs Only	V <sub>CC</sub> = Min	V <sub>CC</sub> = Min		0.4		V
V <sub>OH</sub>	HIGH Level Output Voltage	$\begin{array}{ll} \text{ge} & & & & & & & & & & \\ & & & & & & & & $		2.7			
				2.4	3.4		V
				2			
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = Min$	$I_{OL} = 12 \text{ mA}$			0.4	V
		$V_{IL} = Max$ $V_{IH} = Min$	I <sub>OL</sub> = Max			0.5	
I <sub>OZH</sub>	Off-State Output Current, HIGH Level Voltage Applied	$V_{CC} = Max$ $V_{IL} = Max$	V <sub>O</sub> = 2.7V			20	μА
l <sub>OZL</sub>	Off-State Output Current, LOW Level Voltage Applied	V <sub>IH</sub> = Min	V <sub>O</sub> = 0.4V			-20	μА
l <sub>l</sub>	Input Current at Maximum Input Voltage	$V_{CC} = Max$ $V_{I} = 7V$	**			0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7$	<b>'</b> V			20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4$	$V_{CC} = Max, V_I = 0.4V$			-0.2	mA
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	V <sub>CC</sub> = Max (Note 3)			-225	mA
Icc	Supply Current	V <sub>CC</sub> = Max,	Outputs HIGH		13	23	
		Outputs OPEN	Outputs LOW		26	44	
			Cuipuis LOW		27	46	mA
			Outputs Disabled		29	50	1
			Outputs Disabled		32	54	

Note 2: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


# DM74LS240 • DM74LS241

### **Switching Characteristics** at $V_{CC}=5V$ and $T_A=25^{\circ}C$ Conditions Max Symbol Parameter Units DM74LS240 Propagation Delay Time $C_{L} = 45 \text{ pF}$ 14 $t_{PLH}$ LOW-to-HIGH Level Output DM74LS241 $R_L=667\Omega$ 18 DM74LS240 C<sub>L</sub> = 45 pF 18 Propagation Delay Time ns HIGH-to-LOW Level Output $R_L=667\Omega\,$ DM74LS241 18 C<sub>L</sub> = 45 pF $t_{PZL}$ Output Enable Time DM74LS240 30 to LOW Level $R_L = 667\Omega$ DM74LS241 30 $C_L = 45 pF$ Output Enable Time DM74LS240 23 $t_{PZH}$ ns to HIGH Level DM74LS241 23 $R_L=667\Omega$ Output Disable Time $C_L = 5 pF$ DM74LS240 25 $t_{PLZ}$ ns from LOW Level $R_L = 667\Omega$ DM74LS241 25 $t_{PHZ}$ Output Disable Time $C_L = 5 pF$ DM74LS240 18 ns $R_L=667\Omega$ 18 from HIGH Level DM74LS241 Propagation Delay Time C<sub>L</sub> = 150 pF DM74LS240 18 $t_{PLH}$ ns LOW-to-HIGH Level Output $R_L=667\Omega$ DM74LS241 21 Propagation Delay Time $C_L = 150 \text{ pF}$ DM74LS240 22 $t_{\mathsf{PHL}}$ HIGH-to-LOW Level Output DM74LS241 22 $R_L=667\Omega$ Output Enable Time DM74LS240 33 $t_{\text{PZL}}$ $C_L = 150 pF$ ns $R_L = 667\Omega$ DM74LS241 33 to LOW Level $t_{PZH}$ Output Enable Time C<sub>L</sub> = 150 pF DM74LS240 to HIGH Level $R_L=667\Omega$ DM74LS241



5





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com