

October 1987 Revised January 1999

MM80C95 • MM80C97 • MM80C98 3-STATE Hex Buffers • 3-STATE Hex Inverters

General Description

The MM80C95, MM80C97 and MM80C98 gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. The MM80C95 and the MM80C97 convert CMOS or TTL outputs to 3-STATE outputs with no logic inversion, the MM80C98 provides the logical opposite of the input signal. The MM80C95 has common 3-STATE controls for all six devices. The MM80C97 and the MM80C98 have two 3-STATE controls; one for two devices and one for the other four devices. Inputs are protected from damage due to static discharge by diode clamps to $\rm V_{CC}$ and GND.

Features

■ Wide supply voltage range: 3.0V to 15V
 ■ Guaranteed noise margin: 1.0V
 ■ High noise immunity: 0.45 V_{CC} (typ.)
 ■ TTL compatible: Drive 1 TTL Load

Applications

Bus drivers: Typical propagation delay into 150 pF load is 40 ns


Ordering Code:


Order Number	Package Number	Package Description			
MM80C95N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
MM80C97M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
MM80C97N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
MM80C98N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagrams

Pin Assignments for DIP








© 1999 Fairchild Semiconductor Corporation


DS005907.prf

Schematic Diagrams


MM80C95 3-STATE



MM80C97 3-STATE



MM80C98 3-STATE



Truth Tables

MM80C95

Disable DIS ₁	Input DIS ₂	Input	Output
0	0	0	0
0	0	1	1
0	1	Χ	H-z
1	0	Χ	H-z
1	1	Х	H-z

MM80C97

Disable	Input	Input	Output
DIS ₄	DIS ₂		
0	0	0	0
0	0	1	1
X	1	Χ	H-z (Note 1)
1	Х	X	H-z (Note 2)

MM80C98

Disable DIS ₄	Input DIS ₂	Input	Output
0	0	0	1
0	0	1	0
X	1	Χ	H-z (Note 1)
1	X	X	H-z (Note 2)

X = Irrelevant

Note 1: Output 5–6 only Note 2: Output 1–4 only

Absolute Maximum Ratings(Note 3)

 $\begin{array}{lll} \mbox{Voltage at Any Pin} & -0.3\mbox{V to V}_{\mbox{CC}} + 0.3\mbox{V} \\ \mbox{Operating Temperature Range} & -40\mbox{°C to +85}\mbox{°C} \\ \mbox{Storage Temperature Range} & -65\mbox{°C to +150}\mbox{°C} \\ \end{array}$

Power Dissipation (P_D)

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Power Supply Voltage (V_{CC}) 18\ Lead Temperature

(Soldering, 10 seconds) 260°C

Note 3: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	CMOS				I	
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		$V_{CC} = 10V$	8.0			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		$V_{CC} = 10V$			2.0	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V	4.5			V
		V _{CC} = 10V	9.0			V
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = 5V			0.5	V
		$V_{CC} = 10V$			1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current		-1.0	-0.005		μΑ
l _{oz}	Output Current in High	V _{CC} = 15V, V _O = 15V		0.005	1.0	μΑ
	Impedance State	$V_{CC} = 15V, V_{O} = 0V$	-1.0	-0.005		μΑ
Icc	Supply Current	V _{CC} = 15V		0.01	15	μΑ
TTL INTER	RFACE				•	•
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} – 1.5			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 4.75V,	2.4			V
		$I_{O} = -1.6 \text{ mA}$				
V _{OUT(0)}	Logical "0" Output Voltage	V _{CC} = 4.75V,			0.4	V
		$I_{O} = 1.6 \text{ mA}$				
OUTPUT D	ORIVE (Short Circuit Current)	·				•
I _{SOURCE}	Output Source Current	$V_{CC} = 5V, V_{IN(1)} = 5V$	-4.35			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V				
I _{SOURCE}	Output Source Current	$V_{CC} = 10V, V_{IN(1)} = 10V$	-20			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V				
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{IN(0)} = 0V$	4.35			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$				
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{IN(0)} = 0V$	20			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$				

MM80C95 • MM80C97 • MM80C98

AC Electrical Characteristics (Note 4) $T_A = 25^{\circ}C, C_L = 50 \text{ pF, unless otherwise noted.}$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or					
	Logical "1" from Data Input to Output					
	MM80C95, MM80C97	V _{CC} = 5V		60	100	ns
		V _{CC} = 10V		25	40	ns
	MM80C98	V _{CC} = 5V		70	150	ns
		V _{CC} = 10V		35	75	ns
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or					
	Logical "1" from Data Input to Output					
	MM80C95, MM80C97	$V_{CC} = 5V, C_L = 150 pF$		85	160	ns
		$V_{CC} = 10V, C_L = 150 pF$		40	80	ns
	MM80C98	V _{CC} = 5V, C _L = 150 pF		95	210	ns
		V _{CC} = 10V, C _L = 150 pF		45	110	ns
t _{1H} , t _{0H}	Delay from Disable Input to High Impedance	$R_L = 10k, C_L = 5 pF$				
	State, (from Logical "1" or Logical "0")					
	MM80C95	V _{CC} = 5V		80	135	ns
		V _{CC} = 10V		50	90	ns
	MM80C97	V _{CC} = 5V		70	125	ns
		V _{CC} = 10V		50	90	ns
	MM80C98	V _{CC} = 5V		90	170	ns
		V _{CC} = 10V		70	125	ns
t _{H1} , t _{H0}	Delay from Disable Input to Logical "1" Level	$R_L = 10k, C_L = 50 pF$				
	(from High Impedance State)					
	MM80C95	V _{CC} = 5V		120	200	ns
		V _{CC} = 10V		50	90	ns
	MM80C96	V _{CC} = 5V		130	225	ns
		V _{CC} = 10V		60	110	ns
	MM80C98	$V_{CC} = 5V$		120	200	ns
		V _{CC} = 10V		50	90	ns
C _{IN}	Input Capacitance	Any Input (Note 5)		5.0		pF
C _{OUT}	Output Capacitance 3-STATE	Any Output (Note 5)		11		pF
C _{PD}	Power Dissipation Capacitance	(Note 6)		60		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: Capacitance is guaranteed by periodic testing.


Note 6: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics application note

AC Test Circuits and Switching Time Waveforms




AC Test Circuits and Switching Time Waveforms (Continued)






Note: Delays measured with input $t_{r},\,t_{f}\leq20$ ns.


V_{CC} J_{50%} OUTPUT V_{OL} 10% tho




Typical Performance Characteristics

Propagation Delay vs Load Capacitance








N-Channel Output Drive at 25°C



P-Channel Output Drive at 25°C







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.