CD4010C Hex Buffers (Non-Inverting)

FAIRCHILD

SEMICONDUCTOR

CD4010C Hex Buffers (Non-Inverting)

General Description

The CD4010C hex buffers are monolithic complementary MOS (CMOS) integrated circuits. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge. These gates may be used as hex buffers, CMOS to DTL or TTL interface or as CMOS current drivers. Conversion ranges are from 3V to 15V providing V_{CC} \leq V_{DD}. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

Features

- Wide supply voltage range: 3.0V to 15V
- Low power: 100 nW (typ.)
- High noise immunity: 0.45 V_{DD} (typ.)
- High current sinking: 8 mA (min.) at V_O = 0.5V capability: and V_{DD} = 10V

Applications

- Automotive
- Data terminals
- Instrumentation
- Medical electronics
- Alarm system
- Industrial controls
- Remote metering
- Computers

Ordering Code:

Order Number	Package Number	Package Description
CD4010CM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4010CN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Deutiese also available in	Topo and Deal Coosify h	w appareding the suffix latter "V" to the ordering and

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Connection Diagram



Schematic Diagram



converter (inverting). Connect V_{CC} to DTL or TTL supply. Connect V_{DD} to COS/MOS supply.

© 2002 Fairchild Semiconductor Corporation DS005945

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Voltage at Any Pin (Note 2)	$V_{SS}{-}0.3V$ to $V_{SS}{+}15.5V$
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range (T_S)	-65°C to +150°C
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
Operating Range (V _{DD})	$V_{\mbox{\scriptsize SS}} + 3 \mbox{\scriptsize V}$ to $V_{\mbox{\scriptsize SS}} + 15 \mbox{\scriptsize V}$

Note 1: "Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits." Note 2: This device should not be connected to circuits with the power on because high transient voltage may cause permanent damage.

DC Electrical Characteristics

			Limits							
Symbol	Characteristics	Conditions	-5	5°C		+25°C		+12	25°C	Units
			Min	Max	Min	Тур	Max	Min	Max	
I _{CC}	Quiescent Device	$V_{DD} = 5.0V$		0.3		0.01	0.3		20	
	Current	$V_{DD} = 10V$		0.5		0.01	0.5		30	μА
PD	Quiescent Device	$V_{DD} = 5.0V$		1.5		0.05	1.5		100	
	Dissipation/Package	$V_{DD} = 10V$		5.0		0.1	5.0		300	μνν
V _{OL}	Output Voltage	$V_{DD} = 5.0V$		0.01		0	0.01		0.05	V
	LOW Level	$V_{DD} = 10V$		0.01		0	0.01		0.05	v
V _{OH}	Output Voltage	$V_{DD} = 5.0V$	4.99		4.99	5		4.95		V
	HIGH Level	$V_{DD} = 10V$	9.99		9.99	10		9.95		v
V _{NL}	Noise Immunity	$V_{DD} = 5.0V, V_O \ge 1.5$	1.6		1.5	2.25		1.4		V
	(All Inputs)	$V_{DD}=10V,\ V_O\geq 3.0$	3.2		3	4.5		2.9		v
V _{NH}	Noise Immunity	$V_{DD} = 5.0 \text{V}, \ \text{V}_{O} \geq 3.5$	1.4		1.5	2.25		1.5		V
	(All Inputs)	$V_{DD} = 10V, V_O \ge 7.0$	2.9		3	4.5		3		v
I _D N	Output Drive Current	$V_{DD} = 5.0V, 0.4 = V_0$	3.75		3	4		2.1		m۸
	N-Channel (Note 3)	$V_{DD} = 10V, \ 0.5 = V_0$	10		8	10		5.6		IIIA
I _D P	Output Drive Current	$V_{DD} = 5.0V, 2.5 = V_0$	-1.85		-1.25	-1.75		-0.9		m۸
	P-Channel (Note 3)	$V_{DD} = 10V, \ 9.5 = V_0$	-0.9		-0.6	-0.8		-0.4		ШA
I _I	Input Current					10				pА

Note 3: I_DN and I_DP are tested one output at a time.

www.fairchildsemi.com

· <u>A</u> 20 0,	Characteristics	Test Con	Limits				
Symbol			V _{DD} (Volts)	Min	Тур	Max	Units
t _{PHL}	Propagation Delay Time:	$V_{CC} = V_{DD}$	5	-	15	70	
t _{PLH}	HIGH-to-LOW Level (t _{PHL})		10	_	10	40	ns
		$V_{DD} = 10V$		—	10	35	
		$V_{CC} = 5V$					
	LOW-to-HIGH Level (t _{PLH})	$V_{CC} = V_{DD}$	5	_	50	100	
			10	_	25	70	
		$V_{DD} = 10V$		_	15	40	ns
		$V_{CC} = 5V$					
t _{THL}	Transition Time:	$V_{CC} = V_{DD}$	5	—	20	60	ns
t _{TLH}	HIGH-to-LOW Level (t _{THL})		10	—	16	50	
	LOW-to-HIGH Level (t _{TLH})	$V_{CC} = V_{DD}$	5	—	80	160	ns
			10	—	50	120	
	1					1	1

Note 4: AC Parameters are guaranteed by DC correlated testing.

Typical Application



www.fairchildsemi.com



www.fairchildsemi.com

4

