June 1997 Revised December 2000

GTLP16617 17-Bit TTL/GTLP Synchronous Bus Transceiver with Buffered Clock

General Description

FAIRCHILD

SEMICONDUCTOR

The GTLP16617 is a 17-bit registered synchronous bus transceiver that provides TTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data flow and provides a buffered GTLP (CLKOUT) clock output from the TTL CLKAB. The device provides a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and TTL logic levels
- Designed with edge rate control circuitry to reduce output noise on the GTLP port
- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced CMOS technology
- Bushold data inputs on the A port eliminates the need
- for external pull-up resistors on unused inputs.

 Power up/down and power off high impedance for live insertion
- 5 V tolerant inputs and outputs on the LVTTL port
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- D-type flip-flop, latch and transparent data paths
- A Port source/sink –32 mA/+32 mA
- GTLP Buffered CLKAB signal available (CLKOUT)

Ordering Code:

Order Number	Package Number	Package Description
GTLP16617MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
GTLP16617MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available	in Tape and Reel. Specify I	by appending the suffix letter "X" to the ordering code.

© 2000 Fairchild Semiconductor Corporation DS500031

Pin Descr	iptions	Conne
Pin Names	Description	
OEAB	A-to-B Output Enable (Active LOW)	
OEBA	B-to-A Output Enable (Active LOW)	
CEAB	A-to-B Clock Enable (Active LOW)	
CEBA	B-to-A Clock Enable (Active LOW)	
LEAB	A-to-B Latch Enable (Transparent HIGH)	
LEBA	B-to-A Latch Enable (Transparent HIGH)	
V _{REF}	GTLP Reference Voltage	
CLKAB	A-to-B Clock	
CLKBA	B-to-A Clock	
A1-A17	A-to-B Data Inputs or B-to-A 3-STATE Data Outputs	
B1-B17	B-to-A Data Inputs or	
	A-to-B Open Drain Outputs	
CLKIN	B-to-A Buffered Clock Output	
CLKOUT	GTLP Buffered Clock Output of CLKAB	

ection Di	iagram	1
	\bigcirc	
OEAB -	1	56 CEAB
LEAB -	2	55 — CLKAB
A 1 —	3	54 B1
GND —	4	53 — GND
A2 —	5	52 B 2
A3 —	6	51 B3
V _{CC} (3.3V) —	7	50 - V _{CCQ} (5.0V)
A4 —	8	49 — B4
A5 —	9	48 B 5
A6 —	10	47 B 6
gnd _q * —	11	46 — GND
A7 —	12	45 - 87
A8 —	13	44 - 88
A9 —	14	43 — 89
A10 —	15	42 - B10
A11 —	16	41 - 811
A12 -	17	40 B12
GND -	18	39 — GND
A13 -	19	38 B13
A 14 —	20	37 B14
A15 —	21	36 B15
V _{CC} (3.3V) -	2.2	35 V _{REF}
A16 -	2.3	34 B16
A17 —	24	33 B17
GND -	25	32 GND
CLKIN -	26	31 - CLKOUT
OEBA -	27	30 CLKBA
LEBA -	28	29 CEBA
I		

Functional Description

The GTLP16617 is a 17 bit registered transceiver containing D-type flip-flop, latch and transparent modes of operation for the data path and a GTLP translation of the CLKAB signal (CLKOUT). Data flow in each direction is controlled by the clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA) and output enables (OEAB and OEBA). The clock enables (CEAB and CEBA) enable all 17 data bits. The output enables (OEAB and OEBA) control both the 17 bits of data and the CLKOUT/CLKIN buffered clock paths and the OEAB is synchronous with the CLKAB signal. The OEBA can not be synchronous since we are passing the clock through the device with data and we would need to generate the CLKBA signal elsewhere. It should also be noted that the OEAB register is controlled by CLKAB only, and is also not inhibited by the CEAB signal.

For A-to-B data flow, when CEAB is LOW, the device operates on the LOW-to-HIGH transition of CLKAB for the flip-flop and on the HIGH-to-LOW transition of LEAB for the latch path. That is, if CEAB is LOW and LEAB is LOW the A data is latched regardless as to the state of CLKAB (HIGH or LOW) and if LEAB is HIGH the device is in transparent mode. When OEAB is registered LOW the outputs are active. When OEAB is registered HIGH the outputs are HIGH impedance. The data flow of B-to-A is similar except that CEBA, OEBA, LEBA and CLKBA are used.

Truth Table

(Note 1)


	Inputs					Mode
CEAB	OEAB (Note 2)	LEAB	CLKAB	Α	В	
Х	Н	Х	Ŷ	Х	Z (Note 3)	Latched storage
L	L	L	н	Х	B ₀ (Note 4)	of A data
L	L	L	L	Х	(Note 5)	
Х	L	Н	Х	L	L	Transparent
Х	L	Н	Х	Н	н	
L	L	L	↑	L	L	Clocked storage
L	L	L	Ŷ	н	н	of A data
Н	L	L	Х	Х	B ₀ (Note 5)	Clock inhibit

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, CEBA.

Note 2: LH edge on CLKAB is required when changing the input on OEAB pin.

Note 3: OEAB met set-up time prior to CLKAB LH transition

Note 4: Output level before the indicated steady state input conditions were established, provided CLKAB was HIGH prior to LEAB going LOW. Note 5: Output level before the indicated steady state input conditions were established.



3

Absolute Maximum Ratings(Note 6)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V)	-0.5V to +7.0V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +7.0V
Outputs Active (Note 7)	-0.5V to V _{CC} + 0.5V
DC Output Sink Current into	
A Port I _{OL}	64 mA
DC Output Source Current from	
A Port I _{OH}	–64 mA
DC Output Sink Current	
into B Port in the LOW State, I_{OL}	80 mA
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
V _O > V _{CC}	+50 mA
ESD Rating	>2000V
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 8)

Supply Voltage V _{CC}	
V _{CC}	3.15V to 3.45V
V _{CCQ}	4.75V to 5.25V
Bus Termination Voltage (V _{TT}) GTLP	1.35V to 1.65V
Input Voltage (V _I)	
on A Port and Control Pins	0.0V to 5.5V
HIGH Level Output Current (I _{OH})	
A Port	–32 mA
LOW Level Output Current (I _{OL})	
A Port	+32 mA
B Port	+34 mA
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$

Note 6: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 7: I_{O} Absolute Maximum Rating must be observed.

Note 8: Unused inputs must be held HIGH or LOW.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{\mbox{REF}}$ = 1.0V (Unless Otherwise Noted).

Symbol		Test Conditions		Min	Typ (Note 9)	Мах	Units
VIH	B Port	B Port		V _{REF} +0.1		V _{TT}	V
	Others			2.0			V
VIL	B Port			0.0		V _{REF} -0.2	V
	Others					0.8	V
V _{REF}	GTLP				1.0		V
	GTL				0.8		V
V _{IK}		V _{CC} = 3.15V, V _{CCQ} = 4.75V	I _I = -18 mA			-1.2	V
V _{OH}	A Port	V _{CC} , V _{CCQ} = Min to Max (Note 10)	I _{OH} = -100 μA	V _{CC} -0.2			V
		V _{CC} = 3.15V	I _{OH} = -8 mA	2.4			
		$V_{CCQ} = 4.75V$	$I_{OH} = -32 \text{ mA}$	2.0			
V _{OL} A Port	A Port	V _{CC} , V _{CCQ} = Min to Max (Note 10)	I _{OL} = 100 μA			0.2	
		V _{CC} = 3.15V V _{CCQ} = 4.75V	I _{OL} = 32 mA			0.5	V
	B Port	V _{CC} = 3.15V V _{CCQ} = 4.75V	I _{OL} = 34 mA			0.65	V
l _l	Control Pins	V _{CC} , V _{CCQ} = 0 or Max	$V_I = 5.5V \text{ or } 0V$			±10	μA
	A Port	$V_{CC} = 3.45V$	$V_{I} = 5.5V$			20	
		$V_{CCQ} = 5.25V$	$V_I = V_{CC}$			1	μA
			$V_I = 0$			-30	
	B Port	$V_{CC} = 3.45V$	$V_I = V_{CCQ}$			5	
		$V_{CCQ} = 5.25V$	$V_I = 0$			-5	μA
I _{OFF}	A Port and Control Pins	$V_{CC} = V_{CCQ} = 0$	V_I or $V_O = 0$ to 4.5V			100	μA
I _{I(hold)}	A Port	V _{CC} = 3.15V,	$V_{I} = 0.8V$	75			
		$V_{CCQ} = 4.75V$	$V_{I} = 2.0V$	-20			μA
I _{OZH}	A Port	V _{CC} = 3.45V,	$V_{O} = 3.45V$			1	A
	B Port	$V_{CCQ} = 5.25V$	$V_0 = 1.5V$			5	μA
l _{ozl}	A Port	V _{CC} = 3.45V,	V _O = 0			-20	
	B Port	V _{CCQ} = 5.25V	V _O = 0.65V			-10	μA

www.fairchildsemi.com

4

	Symbol	Test Condition	Test Conditions		Typ (Note 9)	Max	Units
Iccq	A or B	$V_{CC} = 3.45V,$	Outputs HIGH		30	40	
(V _{CCQ})	Ports	$V_{CCQ} = 5.25V,$ $I_{O} = 0,$	Outputs LOW		30	40	mA
		$V_I = V_{CCQ}$ or GND	Outputs Disabled		30	40	1
I _{CC}	A or B	$V_{CC} = 3.45V, V_{CCQ} = 5.25V, I_{O} = 0,$	Outputs HIGH		0	1	
(V _{CC})	Ports		Outputs LOW		0	1	mA
		$V_I = V_{CCQ}$ or GND	Outputs Disabled		0	1	1
ΔI_{CC}	A Port and	V _{CC} = 3.45V,	One Input at 2.7V		0	1	
(Note 11)	Control Pins	$V_{CCQ} = 5.25V,$					mA
		A or Control Inputs at					110.0
		V _{CC} or GND					
CIN	Control Pins		$V_I = V_{CCQ} \text{ or } 0$		8		
C _{I/O}	A Port		$V_I = V_{CCQ} \text{ or } 0$		9		pF
CI/O	B Port		$V_I = V_{CCQ}$ or 0		6		1

Note 9: All typical values are at V_{CC} = 3.3V, V_{CCQ} = 5.0V, and T_A = 25°C.

Note 10: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 11: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature, V_{REF} = 1.0V (unless otherwise noted).

	Symbol			Max	Unit
f _{MAX}	Maximum Clock Frequency		175		MHz
t _W	Pulse Duration	LEAB or LEBA HIGH	3.0		
		CLKAB or CLKBA HIGH or LOW	3.2		ns
t _S	Setup Time	A before CLKAB↑	0.5		
		OEAB before CLKAB↑	1.5		
		B before CLKBA↑	3.1		
		A before LEAB↓	1.3		ns
		B before LEBA \downarrow	3.7		-
		CEAB before CLKAB↑	0.7		
		CEBA before CLKBA↑	1.0		
t _H Hold Time	Hold Time	A after CLKAB↑	1.5		
		OEAB after CLKAB↑	1.0		
		B after CLKBA↑	0.0		
		A after LEAB↓	0.5		ns
		B after LEBA↓	0.0		
		CEAB after CLKAB↑	1.5		
		CEBA after CLKBA1	1.7		

www.fairchildsemi.com

5

AC Electrical Characteristics


Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol	From	То	Min	Тур	Max	Unit	
	(Input)	(Output)		(Note 12)			
PLH	А	В	1.0	4.3	6.5		
PHL			1.0	5.0	8.2	ns	
PLH	LEAB	В	1.8	4.5	6.7		
^t PHL			1.5	5.3	8.7	ns	
PLH	CLKAB	В	1.8	4.6	6.7		
PHL			1.5	5.4	8.7	ns	
^t PLH	CLKAB	CLKOUT	3.0	6.2	10.0		
PHL			3.0	5.7	10.0	ns	
PLH	OEAB	В	1.6	4.4	8.0	ns	
PHL	(CLKAB) (Note 13)		1.3	6.1	9.8		
t _{SKEW}	B (Note 14)	CLKOUT	0		2	ns	
RISE	Transition time, B out	puts (20% to 80%)		2.6		-	
t _{FALL}	Transition time, B out		2.6		ns		
t _{PLH}	В	А	2.0	5.6	8.2	-	
t _{PHL}			1.4	5.0	7.2	ns	
t _{PLH}	LEBA	А	2.1	4.2	6.3	-	
t _{PHL}			1.9	3.3	5.0	ns	
t _{PLH}	CLKBA	А	2.3	4.4	6.8	-	
t _{PHL}			2.1	3.5	5.2	ns	
^l PLH	CLKOUT	CLKIN	3.0	6.0	10.0	DC	
t _{PHL}			3.0	6.43	10.0	ns	
PZH, tPZL	OEBA	A or CLKIN	1.5	5.0	6.4		
t _{PHZ} , t _{PLZ}			1.4	3.9	8.0	ns	

Note 12: All typical values are at V_{CC} = 3.3V, V_{CCQ} = 5.0V, and T_A = 25^{\circ}C.

Note 13: Three-state delays are actually synchronous with CLKAB

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for the CLKOUT pin and any B output transition when measured with reference to CLKAB¹. This guarantees the relationship between B output data and CLKOUT such that data is coincident or ahead of CLKOUT. This specification is guaranteed but not tested.



7

