

## Logic Symbols



## Truth Table

(Note 2)

| Inputs |  |  |  |  |  | Data I/O |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | DIR | CPAB | CPBA | SAB | SBA | $\mathrm{A}_{0}-\mathrm{A}_{7}$ | $B_{0}-B_{7}$ |  |
| H | X | H or L | H or L | X | X | Input | Input | Isolation |
| H | X | $\sim$ | X | X | X |  |  | Clock $\mathrm{A}_{\mathrm{n}}$ Data into A Register |
| H | X | X | $\sim$ | X | X |  |  | Clock $\mathrm{B}_{\mathrm{n}}$ Data into $B$ Register |
| L | H | X | X | L | X | Input | Output | $A_{n}$ to $B_{n}$-Real Time (Transparent Mode) |
| L | H | $\sim$ | X | L | X |  |  | Clock $A_{n}$ Data into A Register |
| L | H | H or L | $x$ | H | x |  |  | A Register to $\mathrm{B}_{\mathrm{n}}$ (Stored Mode) |
| L | H | $\sim$ | X | H | X |  |  | Clock $A_{n}$ Data into A Register and Output to $B_{n}$ |
| L | L | X | X | X | L | Output | Input | $\mathrm{B}_{\mathrm{n}}$ to $\mathrm{A}_{\mathrm{n}}$-Real Time (Transparent Mode) |
| L | L | X | $\sim$ | X | L |  |  | Clock $\mathrm{B}_{\mathrm{n}}$ Data into B Register |
| L | L | X | H or L | X | H |  |  | $B$ Register to $A_{n}$ (Stored Mode) |
| L | L | X | $\sim$ | X | H |  |  | Clock $B_{n}$ Data into $B$ Register and Output to $A_{n}$ |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Leve
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial

- = LOW-to-HIGH Transition

Note 2: The data output functions may be enabled or disabled by various signals at the $\overline{\mathrm{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

## Functional Description

In the transceiver mode, data present at the HIGH imped-
ance port may be stored in either the A or B register or
both. The select (SAB, SBA) controls can multiplex stored
and real-time. The examples shown below demonstrate the
four fundamental bus-management functions that can be
performed.

The direction control (DIR) determines which bus will receive data when $\overline{O E}$ is LOW. In the isolation mode ( $\overline{\mathrm{OE}}$ HIGH), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two busses, $A$ or $B$, may be driven at a time.





AC LOADING and WAVEFORMS Generic for LCX Family


FIGURE 1. AC Test Circuit ( $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance)

| Test | Switch |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PLZ}}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}} \times 2$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |



Waveform for Inverting and Non-Inverting Functions


Propagation Delay. Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms
 Disable Times for Logic

FIGURE 2. Waveforms
(Input Characteristics; $f=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$ )

| Symbol | $\mathbf{V}_{\mathbf{C C}}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 7} \mathrm{V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2} \mathbf{V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |


Physical Dimensions inches (millimeters) unless otherwise noted

24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M24B

24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA24


