

TDA7454

4 x 35W HIGH EFFICIENCY QUAD BRIDGE CAR RADIO AMPLIFIER

- HIGH OUTPUT POWER CAPABILITY:
 - 4 x 40W/4 Ω MAX.
 - $4 \times 35W/4\Omega$ EIAJ.
 - 4 x 25W/4Ω @14.4V, 1KHz, 10%
 - $4 \times 60W/2\Omega$ MAX.
- 2Ω DRIVING CAPABILITY
- DUAL MODE OPERATING EXTERNALLY PRESETTABLE: CONVENTIONAL CLASS A-B MODE, HIGH EFFICIENCY MODE
- LOW EXTERNAL COMPONENTS COUNT:


 - NO BOOTSTRAP CAPACITORSNO EXTERNAL COMPENSATION
 - INTERNALLY FIXED GAIN (26dB)
- CLIPPING DETECTOR
- ST-BY FUNCTION (CMOS COMPATIBLE)
- MUTE FUNCTION (CMOS COMPATIBLE)
- **AUTOMUTE AT MINIMUM SUPPLY VOLTAGE DETECTION**
- LOW RADIATION

Protections:

- **OUPUT SHORT CIRCUIT** TO GND; TO Vs; ACROSS THE LOAD
- 3 STEPS OVERRATING CHIP TEMPERA-TURE WITH THERMAL WARNING
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GND

BLOCK & APPLICATION DIAGRAM


MULTIPOWER BCD TECHNOLOGY



- LOUDSPEAKER DC CURRENT
- **ESD**

DESCRIPTION

The TDA7454 is a new BCD technology QUAD BRIDGE type of car radio amplifier in Flexiwatt25 package specially intended for car radio applications. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets. The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions.



March 2001 1/13


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{op}	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
V _{peak}	Peak Supply Voltage (for t = 50ms)	40	V
lo	Output Peak Current (not repetitive t = 100μs)	8	Α
Io	Output Peak Current (repetitive f > 10Hz)	6	Α
P _{tot}	Power Dissipation T _{case} = 70°C	86	W
T _{stg} , T _j	Storage and Junction Temperature	-55 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit	
R _{th j-case}	Thermal Resistance Junction-case	Max	1	°C/W

PIN CONNECTION (Top view)




ELECTRICAL CHARACTERISTICS (Refer to the test circuit V_S = 14.4V; R_L = 4 Ω ; f = 1KHz; T_{amb} = 25°C, unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	V
l _d	Total Quiescent Drain Current		60	140	250	mA
Po	Output Power	THD = 10% THD = 1%	23 18	25 20		W W
		$THD = 10\% \ RL = 2\Omega;$ $THD = 1\% \ R_L = 2\Omega;$	40 28	42 30		W W
P _{o EIAJ}	EIAJ Output Power (*)	$Vs = 13.7V$ $Vs = 13.7V, RL = 2\Omega$	32 50	35 52		W W
P _{o max} .	Max. Output Power (*)	$Vs = 14.4V$ $Vs = 14.4V, RL = 2\Omega$	38 55	40 60		W W
THD	Total harmonic distortion	P_O = 1W to 10W; STD MODE P_O = 1W; HE MODE P_O = 10W; HE MODE		0.03 0.04 0.1	0.3 0.3 0.5	% % %
		$R_L = 2\Omega$; HE MODE; Po = 3W $R_L = 2\Omega$; HE MODE; Po = 15W		0.06 0.15	0.3 0.5	% %
C_{T}	Cross Talk	f = 1KHz to 10KHz	45	55		dB
R _{IN}	Input Impedance		11	15	19	ΚΩ
G∨	Voltage Gain		25	26	27	dB
ΔG_V	Voltage Gain Match				1	dB
E _{IN}	Output Noise Voltage	$R_g = 600\Omega$		100	150	μV
SVR	Supply Voltage Rejection	$f = 300Hz$; $Vr = 1Vrms$; $R_g = 0$ to 100Ω ;	45	52		dB
BW	Power Bandwidth	(-3dB)	75			KHz
A_SB	Stand-by Attenuation		90	100		dB
$V_{sb\;IN}$	Stand-by in Threshold				1.5	V
V_{sb} OUT	Stand-by out Threshold		3.5			V
I_{sb}	Stand-by Current Consumption				50	μΑ
A_M	Mute Attenuation		80	90		dB
V _{M IN}	Mute in Thereshold				1.5	V
V _{M OUT}	Mute out Threshold		3.5			V
I _M	Mute pin Current (Sourced)	V = 0 to V _S V _{S max} = 18V	-10	1	10	μΑ
	Mode Select Switch Standard BTL Mode Op. (Vpin 16) Open					
		High Efficiency Mode (V _{pin 16})			0.5	V
CD	Clip Det. out Current (Pull up to 5V with $10K\Omega$)	CD off: P _{Omin} = 10W CD on: THD = 5%		150	5	μΑ μΑ

^(*) Saturated square wave output.

Figure 1: Standard Test and Application Circuit.



COMPONENTS & TOP COPPER LAYER **TDA7454** IC1 GNO C8 EHb (C9 1162-5488 OPEN GNO IN S IN S IN S IN S RR CND RF CND LF CND LR CND **BOTTOM COPPER LAYER** S IN S IN S IN S 57

Figure 2: P.C.B. and components layout of fig. 1 circuit. (1.25:1 scale)

Figure 3: Quiescent Current vs. Supply Voltage




Figure 4: Output Power vs. Supply Voltage




Figure 5: Max. Output Power vs. Supply Voltage




Figure 6: Output Power vs. Supply Voltage




Figure 7: Max. Output Power vs. Supply Voltage




Figure 8: THD vs. Output Power




Figure 9: THD vs. Output Power




Figure 10: Muting Attenuation vs. Vpin 22




Figure 11: THD vs. Frequency




Figure 12: Supply Voltage Rejection vs. Frequency




Figure 13: Cross-Talk vs. Frequency





Figure 14: Power Dissipation and Efficiency vs. Output Power



OPERATING PRINCIPLE.

Thanks to its unique operating principle, the TDA7454 obtains a substantial reduction of power dissipation from traditional class-AB amplifiers without being affected by the massive radiation effects and complex circuitry normally associated with class-D solutions.

Its is composed of 8 amplifier blocks, making up 4 bridge-equivalent channels. Half of this structure is drafted in fig 15. These blocks continuously change their connections during every single signal event, according to the instantaneous power demand. This means that at low volumes (output power steadily lower than 2.5 W) the TDA7454 acts as a Single Ended amplifier, condition where block "C" remains disabled and the block "D" behaves like a buffer, which, by furnishing the correct DC biasing (half-Vcc) to each pair of speakers, eliminate the needs of otherwise required output-decoupling capacitors. At the same time, SW1 keeps closed. thus ensuring a common biasing point for L-R front / L-R rear speakers couples. As a result, the equivalent circuit becomes that of fig. 16.

The internal switches (SW1) are high-speed, dissipation-free power MOS types, whose realization has been made possible by the ST- exclusive By-polar-CMOS-DMOS mixed technology process (BCD). From fig. 16 it can be observed that "A" and "B" amplifiers work in phase opposition. Supposing their output have the same signal (equal shape/amplitude), the current sourced by "B" will be entirely sunk by "A", while no current will flow into "D", causing no power dissipation in the latter.

"A" and "B" are practically configured as a bridge whose load is constituted by Ra + Rb (= 8 Ohm, if 4 Ohm speakers are used), with considerable advantages in terms of power dissipation. Designating "A" and "B" for the reproduction of either FRONT or REAR sections of the same channel (LEFT or RIGHT), keeping the fader in centre position (same amplitude for FRONT and REAR sections) and using the same speakers, as it happens during most of the time, will transpose this best-case dissipation condition into practical applications.

To fully take advantage of the TDA7454's low-dissipation feature, it is then especially important to adopt some criteria in the channels assignment, using the schematic of fig. 1 as a reference. When the power demand increases to more than 2.5 W, all the blocks will operate as amplifiers, SW1 is opened, leading to the seemingly conventional bridge configuration of fig. 17.

The efficiency enhancement is based upon the concept that the average output power during the reproduction of normal music/speech programs will stand anywhere between 10 % and 15 % of the rated power (@ THD= 10 %) that the amplifier

can deliver. This holds true even at high volumes and frequent clipping occurrence.

Applied to the TDA7454 (rated power= 25 W), this will result into an average output level of 2.5 - 3 W in sine-wave operation, region where the dissipated power is about 50 % less than that of a traditional amplifier of equivalent power class (see TDA7454 vs. CLASS-AB characteristics, fig. 18). Equally favourable is the case shown by fig. 19, when gaussian-distributed signal amplitudes, which best simulates the amplifier's real working conditions, are used.

APPLICATION HINTS (ref. to the circuit of fig. 1) STAND-BY and MUTING (pins 4 & 22)

Both STAND-BY and MUTING pins are CMOS-compatible. The current sunk by each of them is about 1 μ A. For pop prevention it is essential that during TURN ON/OFF sequences the muting be preventively inserted before making stand-by transitions. But, if for any reason, either muting or stand-by are not used, they have to be connected to Vcc through a 100 Kohm (minimum) resistance.

The R-C networks values in fig. 1 (R1-C6 and R2-C7) are meant to be the minimum-necessary for obtaining the lowest pop levels possible. Any reductions (especially for R2-C7) will inevitably impair this parameter.

SVR (pin 10)

The duty of the SVR capacitor (C5) is double: assuring adequate supply-ripple rejection and controlling turn ON/OFF operations. Its indicated value (100 uF) is the minimum-recommended to correctly serve both the purposes.

INPUTS (pins 11-12-13-14)

The inputs are internally biased at half-Vcc level. The typical input impedance is 15 KOhm, which implies using Cin (C1-C2-C3-C4) = 220 nF for obtaining a theoretical minimum-reproducible frequency of 48 Hz (-3 dB). In any case, Cin values can be enlarged if a lower frequency bound is desired, but, at any Cin enlargement must correspond a proportional increase of Csvr (C5), to safeguard the on/off pop aspect.

The following table indicates the right values to be used for Cin and Csvr, whose operating voltage can be 10 V.

LOW FREQUENCY ROLL-OFF (-3dB)	Cin (μF)	Csvr (μF)
48	0.22	100
22	0.47	220
16	0.68	330
11	1	470

Table 1: MODE SELECTION TABLE OPERATION OF THE DEVICE

1) STD/HI-EFF (pin 16 = OPEN)


STANDARD QUAD BRIDGE MODE	HIGH-EFF QUAD BRIDGE MODE	STANDARD QUAD SINGLE-ENDED MODE	ST-BY MODE	Tchip (deg)
1	00 1	50 1	70	remp (deg)

2) STD/HI-EFF (pin 16 = GND)

HIGH-EFF QUAD BRIDGE MODE	STANDAF SINGLE-E	RD QUAD ST-BY MODE	Tchip (deg)
	150	170	Tomp (dog)

3) STD/HI-EFF (pin 16 connected as shown in the figure below.

	HIGH-EFF QUAD BRIDGE MODE	STANDARD QUAD SINGLE-ENDED MODE	ST-BY MODE	Tchip (deg)
10	00	150 1	170	1 (0/



OUTPUT STAGE STABILITY

The TDA7454's is intrinsically stable and will properly drive any kind of conventional car-radio speakers without the need of supplementary output compensation (e.g. Boucherot cells), thus allowing a drastic reduction of the external parts whose number, abated to the essentials, reflects that of traditional amplifiers. In this respect, perfect pin-to-pin compatibility with the entire Sgs-Thomson's 4-BTL family (TDA738X) exists.

STANDARD / HIGH-EFFICIENCY OPERATION (pin 16)

The TDA7454's operating mode can be selected by changing the connection of pin 16, according to table 1.

At low battery levels (<10 V), the device will automatically turn into STANDARD BRIDGE mode, independently from the status of pin 16.

Condition # 3 in table 1 is particularly useful when the TDA7454's operation has to be conditioned by the temperature in other more heat-sensitive devices in the same environment. The NTC resistor is a temperature sensor, to be situated near the critical part(s), will appropriately drive pin 16 through a low-power transitor. Initially the TDA7454 can be set to operate as a STANDARD BRIDGE, turning into HIGH EFFICIENCY mode only if overheating is recognised in the critical spot, thus reducing the overall temperature in the circuit.

CLIPPING DETECTOR / DIAGNOSTIC (pin 25)

The TDA7454 is equipped with a diagnostic function whose output is available at pin 25. This pin requires a pull-up resistor (10 KOhm min.) to a DC source that may range from 5 V to Vcc. The following events will be recognized and signaled out:

Clipping

A train of negative-going pulses will appear, each of them syncronized with every single clipping event taking place in ant of the outputs.

A possible application consists of filtering / integrating the pulses and implement a routine for automatically reducing / restoring the volume using microprocessor - driven audioprocessors, to counteract the clipping sound-damaging effects.

Overheating

Chip temperatures above 150 oC will be signaled out at pin 25 in the form of longer-lasting pulses, as the stepping back into the operating temperature requires some time.

5

This constitues a substantial difference from the "clipping" situation, making the two information unmistakable. Associated to a suitable external circuitry, this "warning" signal could be used to mute some portions of the I.C. (e.g. the rear channels) or to attenuate the volume.

Short Circuit

Some kinds of short circuit (OUT - GND, OUT-Vcc), either present before the power-on or made afterwards, will cause pin 25 to remain steadily low as long as the faulty condition persists. Short-circuits across the speakers will give intermittent (pulsed) signalling, proportional to the output voltage amplitude.

External Layout Grounding

The 4 bridge stuctures have independent power ground accesses (pins 2,8,18,24), while the signal ground is common to all of them (pin 13). The

Figure 15: TDA7454's Half Structure





Figure 17: He Bridge Operation (Po < 2.5W)



TAB (pin 1) is connected to the chip substrate and has to be grounded to the best-filtered ground spot (usually nearby the minus terminal of the Vcc-filtering electrolytic capacitor). This same point should be used as the centre of a multi-track star-like configuration, or, alternatively, as the origin of only two separate tracks, one for P-GND, one for S-GND, each of them routed to their specific ground pin(s).

This will provide the right degree of separation between P-GND and S-GND yet assuring the (necessary) electrical connection between them. The correct ground assignment for the each element of the circuit will then be:

POWER GND:

Battery (-), Supply filters (C8, C9), TAB (pin 1).

SIGNAL GND:

Pre-amplifier (Audiprocessor) ground, SVR capacitor (C5), muting/st-by capacitors (C6, C7).

Figure 16: Single Ended Operation (Po < 2.5W)




Figure 18: Power Dissipation (Sine-Wave)






Figure 19: Power Dissipation (Gaussian Signals)




		mm			inch	
DIM.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.45	4.50	4.65	0.175	0.177	0.183
В	1.80	1.90	2.00	0.070	0.074	0.079
С		1.40			0.055	0.0.0
D	0.75	0.90	1.05	0.029	0.035	0.041
Е	0.37	0.39	0.42	0.014	0.015	0.016
F (1)			0.57			0.022
Ğ	0.80	1.00	1.20	0.031	0.040	0.047
G1	23.75	24.00	24.25	0.935	0.945	0.955
H (2)	28.90	29.23	29.30	1.138	1.150	1.153
H1		17.00			0.669	
H2		12.80			0.503	
Н3		0.80			0.031	
L (2)	22.07	22.47	22.87	0.869	0.884	0.904
L1	18.57	18.97	19.37	0.731	0.747	0.762
L2 (2)	15.50	15.70	15.90	0.610	0.618	0.626
L3	7.70	7.85	7.95	0.303	0.309	0.313
L4		5			0.197	
L5		3.5			0.138	
M	3.70	4.00	4.30	0.145	0.157	0.169
M1	3.60	4.00	4.40	0.142	0.157	0.173
N		2.20			0.086	
0		2			0.079	
R		1.70			0.067	
R1		0.5			0.02	
R2		0.3			0.12	
R3		1.25			0.049	
R4		0.50			0.019	
V	5° (Typ.)					
V1	3° (Typ.)					
V2	20° (Typ.)					
V3	45° (Typ.)					

OUTLINE AND MECHANICAL DATA



(1): dam-bar protusion not included (2): molding protusion included



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

