

January 1999 Revised June 2005

74LVT16245 • 74LVTH16245 Low Voltage 16-Bit Transceiver with 3-STATE Outputs

General Description

The LVT16245 and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The LVTH16245 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These non-inverting transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16245 and LVTH16245 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16245), also available without bushold feature (74LVT16245).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16245
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model >2000V

Machine model >200V

Charged-device >1000V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


Ordering Code:

Order Number Package Number		Package Description				
74LVT16245GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]				
74LVT16245MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74LVT16245MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
74LVTH16245GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]				
74LVTH16245MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide				
74LVTH16245MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				

Note 1: BGA package available in Tape and Reel only

Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




© 2005 Fairchild Semiconductor Corporation

DS500152


www.fairchildsemi.com

Connection Diagrams

Pin Assignment for SSOP and TSSOP



Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs/3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs/3-STATE Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	B ₀	NC	T/R ₁	OE ₁	NC	A ₀
В	B ₂	B ₁	NC	NC	A ₁	A ₂
С	B ₄ B ₃		V _{CC}	V _{CC}	A ₃	A ₄
D	B ₆	6 B ₅ GNI	GND	GND	A ₅	A ₆
Е	B ₈	B ₇	GND	GND	A ₇	A ₈
F	B ₁₀	3 ₁₀ B ₉		GND	A ₉	A ₁₀
G	B ₁₂	B ₁₁	V _{CC}	V _{CC} A ₁₁		A ₁₂
Н	B ₁₄	B ₁₃	NC	NC	A ₁₃	A ₁₄
J	B ₁₅	NC	T/R ₂	OE ₂	NC	A ₁₅

Truth Tables

Inputs		Outroots.			
OE ₁	T/R ₁	Outputs			
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇			
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇			
Н	Х	HIGH–Z State on A ₀ –A ₇ ,B ₀ –B ₇			

Inp	uts	2.4.4		
OE ₂	T/R ₂	Outputs		
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅		
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅		
Н	Х	HIGH-Z State on A ₈ -A ₁₅ ,B ₈ -B ₁₅		


H = HIGH Voltage Level


- L = LOW Voltage Level X = Immaterial
- Z = High Impedance

Functional Description

The LVT16245 and LVTH16245 contain sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

Logic Diagrams





Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
Io	DC Output Current	64	Output at HIGH State, V _O > V _{CC}	mA
		128	Output at LOW State, V _O > V _{CC}	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	mA
T _A	Free-Air Operating Temperature	-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: Io Absolute Maximum Ratings must be observed.

DC Electrical Characteristics

Symbol	Param	otor	V _{CC}	$T_A = -40^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		-40°C to +85°C Units		Conditions
	Faiali	ietei	(V)		Offics	Conditions			
/ _{IK}	Input Clamp Diode Volta	ge	2.7		-1.2	V	I _I = -18 mA		
/ _{IH}	Input HIGH Voltage	Input HIGH Voltage		2.0		V	$V_0 \le 0.1V$ or		
/ _{IL}	Input LOW Voltage	Input LOW Voltage			8.0	V	$V_O \ge V_{CC} - 0.1V$		
/он	Output HIGH Voltage		2.7-3.6	V _{CC} - 0.2			I _{OH} = -100 μA		
			2.7	2.4		V	I _{OH} = -8 mA		
			3.0	2.0			I _{OH} = -32 mA		
OL.	Output LOW Voltage		2.7		0.2		I _{OL} = 100 μA		
			2.7		0.5		I _{OL} = 24 mA		
			3.0		0.4	V	I _{OL} = 16 mA		
					0.5		I _{OL} = 32 mA		
			3.0		0.55		I _{OL} = 64 mA		
(HOLD)	Bushold Input Minimum	Drive	3.0	75		μА	$V_I = 0.8V$		
Note 5)	·		3.0	-75		μΛ	$V_I = 2.0V$		
I(OD)	Bushold Input Over-Drive		3.0	500		μА	(Note 6)		
Note 5)	Current to Change State		3.0	-500		μА	(Note 7)		
	Input Current		3.6		10		$V_{I} = 5.5V$		
		Control Pins	3.6		±1	μА	$V_I = 0V \text{ or } V_{CC}$		
		Data Pins	3.6		-5	μА	$V_I = 0V$		
		Data Filis	3.0		1	Ì	$V_I = V_{CC}$		
OFF	Power Off Leakage Curr	ent	0		±100	μА	$0V \le V_I \text{ or } V_O \le 5.5V$		
PU/PD	Power Up/Down 3-STAT	E	0–1.5		±100		V _O = 0.5V to 3.0V		
	Output Current	Output Current			±100	μА	$V_I = GND \text{ or } V_{CC}$		
OZL	3-STATE Output Leakag	e Current	3.6		-5	μА	V _O = 0.5V		
OZL Note 5)	3-STATE Output Leakag	e Current	3.6		-5	μA	V _O = 0.0V		

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC}	V_{CC} $T_A = -40^{\circ}C$		Units	Conditions	
Cymbol	i arameter	(V)	Min	Max	Oilles	Conditions	
I _{OZH}	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.0V	
I _{OZH} (Note 5)	3-STATE Output Leakage Current	3.6		5	μА	V _O = 3.6V	
I _{OZH} +	3-STATE Output Leakage Current	3.6		10	μА	$V_{CC} < V_O \le 5.5V$	
I _{CCH}	Power Supply Current	3.6		0.19	mA	Outputs HIGH	
I _{CCL}	Power Supply Current	3.6		5.0	mA	Outputs LOW	
I _{CCZ}	Power Supply Current	3.6		0.19	mA	Outputs Disabled	
I _{CCZ} +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled	
ΔI_{CC}	Increase in Power Supply Current	3.6		0.2	mA	One Input at V _{CC} - 0.6V	
(Note 8)						Other Inputs at V _{CC} or GND	

Note 5: Applies to bushold versions only (74LVTH16245).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	v _{cc}	T _A = 25°C		Units	Conditions		
Symbol	Falametei	(V)	Min Typ		Max	Offics	$ extbf{C}_{ extsf{L}} = extbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 10)	
V _{OLV}	Quiet Output Minimum Dynamic VOL	3.3		-0.8		V	(Note 10)	

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

Symbol	Parameter			Units		
Cymbol	r al afficiel	V _{CC} = 3.3	3V ± 0.3V	V _{CC} = 2.7V		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Data to Output	1.5	3.5	1.5	3.9	ns
t _{PHL}		1.3	3.5	1.3	3.9	115
t _{PZH}	Output Enable Time	1.5	4.5	1.5	5.3	ns
t _{PZL}		1.6	5.3	1.6	6.9	113
t _{PHZ}	Output Disable Time	2.3	5.4	2.3	6.1	ns
t _{PLZ}		2.2	5.1	2.2	5.4	110
toshl	Output to Output Skew		1.0		1.0	ns
t _{OSLH}	(Note 11)		1.0		1.0	113


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design.

Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.0V$, $V_O = 0V$ or V_{CC}	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B В 5.5 Α 0.4 0.10 A 000000 ABCDEFGHJ PIN ONE 8 1/23^j456 Top 54X 0.5^{+0.05} View 0.15(M) C A B



NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

0.08(M) C

8.0

Bottom

View


-(0.75)


0.8

(0.8)

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A Preliminary





48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com