

August 1993 Revised May 2005

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHC541 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHC244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: t_{PD} = 3.5 ns (typ) at V_{CC} = 5V
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_A = 25 \text{ °C}$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.9V (typ)
- Pin and function compatible with 74HC541

Ordering Code:


Order Number	Package Number	Package Description
74VHC541M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC541SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC541MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC541N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Connection Diagram



Logic Symbol



Pin Descriptions

Pin Names	Descriptions
\overline{OE}_1 , \overline{OE}_2	3-STATE Output Enable Inputs
I ₀ - I ₇	Inputs
O ₀ - O ₇	3-STATE Outputs

Truth Table

	Outputs		
OE ₁	OE ₂	1	
L	L	Н	Н
Н	Χ	X	Z
Х	Н	X	Z
L	L	L	L

H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level Z = High Impedance

© 2005 Fairchild Semiconductor Corporation

DS011639

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 2)

DC Output Current (I_{OUT}) ± 25 mA
DC V_{CC}/GND Current (I_{CC}) ± 75 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds)

 $V_{CC} = 3.3V \pm 0.3V$ 0 ~ 100 ns/V $V_{CC} = 5.0V \pm 0.5V$ 0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Cumb-!	Parameter	V _{CC} (V)	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol			Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 – 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3 V_{\rm CC}$	l v		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	I _{OH} = -50 μA
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	$V_{IN} = V_{IH} \text{ or } V_{IL}$		V _{IL}
	Off-State Current							μА	$V_{OUT} = V_{CC}$	or GND
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	V _{IN} = V _{CC} or GND	

260°C

Noise Characteristics


Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		Units	Conditions	
Cymbol	T drameter	(V)	Тур	Limits	Oillio	Containone	
V _{OLP}	Quiet Output Maximum Dynamic	5.0	0.9	1.2	V	C _L = 50 pF	
(Note 3)	V _{OL}						
V _{OLV}	Quiet Output Minimum Dynamic	5.0	-0.8	-1.0	V	C _L = 50 pF	
(Note 3)	V _{OL}						
V _{IHD}	Minimum HIGH Level Dynamic	5.0		3.5	V	C _L = 50 pF	
(Note 3)	Input Voltage						
V _{ILD}	Maximum HIGH Level Dynamic	5.0		1.5	V	C _L = 50 pF	
(Note 3)	Input Voltage						


Note 3: Parameter guaranteed by design.

AC Electrical Characteristics $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_A = 25^{\circ}C$ V_{CC} (V) Symbol Units Conditions Max Max Min Тур C_L = 15 pF Propagation Delay 3.3 ± 0.3 5.0 7.0 1.0 8.5 t_{PLH} ns 7.5 10.5 1.0 12.0 $C_{L} = 50 \text{ pF}$ t_{PHL} 5.0 ± 0.5 3.5 5.0 1.0 6.0 $C_{L} = 15 pF$ 5.0 7.0 1.0 8.0 $C_L = 50 pF$ 3-STATE Output 3.3 ± 0.3 10.5 1.0 12.5 $R_L = 1 \text{ k}\Omega$ $C_L = 15 \text{ pF}$ 6.8 t_{PZL} ns Enable Time 9.3 14.0 1.0 16.0 C_L = 50 pF t_{PZH} 5.0 ± 0.5 4.7 7.2 1.0 8.5 C_L = 15 pF C_L = 50 pF 6.2 9.2 1.0 10.5 $R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ 3-STATE 11.2 15.4 1.0 17.5 t_{PLZ} 3.3 ± 0.3 Output 5.0 ± 0.5 6.0 8.8 1.0 10.0 C_L = 50 pF ns t_{PHZ} Output to Output Skew 3.3 ± 0.3 1.5 1.5 $C_L = 50 pF$ toslh 5.0 ± 0.5 $C_L = 50 pF$ 1.0 1.0 t_{OSHL} Input Capacitance 10 C_{IN} 10 рF V_{CC} = Open $\overline{V_{CC}} = 5.0V$ Output Capacitance C_{OUT} 6 рF C_{PD} Power Dissipation Capacitance (Note 5) pF


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|$; $t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|$.

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (OPR.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /8 (per bit).





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 7.72 64 4.4±0.1 -B-32 0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 0.09-0.20 **√**12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1-R0.09min B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTC20REVD1 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com