# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **DESCRIPTION**

The M35074-XXXSP is a character pattern display control IC can display on the digital camera, the digital video, the digital television, the CRT display, the liquid crystal display and the plasma display.


A character color and a character background color can be chosen from 128 kinds of colors per character.

It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35074-XXXSP).

For M35074-002SP that is a standard ROM version of M35074-XXXSP respectively, the character pattern is also mentioned.

## **FEATURES**

| LAIGNES  |                                   |
|--|-----------------------------------|
| Screen composition                                   | 24 characters X 12 lines          |
| Number of characters displayed.                      | 288 (Max.)                        |
| Character composition                                | 12 × 18 dot matrix                |
| Characters available                                 | ROM character:511 characters      |
| Character sizes available                            | 4 (vertical) X 4 (horizontal)     |
| <ul> <li>Display locations available</li> </ul>      |                                   |
| Horizontal direction                                 | 4055 locations                    |
| Vertical direction                                   | 2047 locations                    |
| Data input   | By 24-bit serial input function   |
| By the I <sup>2</sup> C-BUS serial                   | input function (At only VDD = 5V) |
| Coloring for character                               |                                   |
| Character color                                      | 128 colors (Character unit)       |
| Background coloring                                  | 128 colors (Character unit)       |
| Border (shadow) coloring                             | 128 colors (unit of screen /      |
| , , , ,  | character unit)                   |
| Raster coloring                                      | 128 colors (unit of screen)       |
| Blanking for character                               |                                   |
| · ·  | Character size blanking           |
|  | Border size blanking              |
|  | Matrix-outline blanking           |
|  | All blanking (all raster area)    |
| Output ports   | ,                                 |
| 8 shared output ports (toggled bet                   | ween CO0-CO6 and BLNK output)     |
| Display oscillation stop function                    | •                                 |
| <at vdd="5V"></at>                                   |                                   |
| <ul> <li>Display input frequency range</li> </ul>    |                                   |
| External clock mode 1                                | Fosc = 6.3 MHz to 80 MHz          |
| External clock mode 2                                | Fosc = 20 MHz to 120 MHz          |
| Internal clock mode                                  | Fosc = 20 MH to 120 MHz           |
| <ul> <li>Horizontal synchronous input fre</li> </ul> |                                   |
| ·  | H.sync = 15 kHz to 130 kHz        |
| <at vdd="3.3V"></at>                                 | ,                                 |
| <ul> <li>Display input frequency range</li> </ul>    |                                   |
| . , , .  | Fosc = 6.3 MHz to 40 MHz          |
| Horizontal synchronous input fre                     |                                   |
|  |                                   |
|  | ,                                 |



## **APPLICATION**

Digital camera, Digital video, Digital television, CRT display, Liquid crystal display, Plasma display




## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **PIN DESCRIPTION**

| Symbol  | Pin name                                 | Input/<br>Output | Function   |
|---------|--|------------------|--|
| CPOUT   | Filter output                            | Output           | Filter output. Connect loop filter to this pin.  |
| VSS2    | Earthing pin                             | _                | Connect to GND.  |
| ĀC      | Auto-clear input                         | Input            | When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.  |
| CS      | Chip select input                        | Input            | <at 24-bit="" communication="" serial=""> This is the pin for chip select. Set to "L" level at serial data transmission. Hysteresis input. Built-in pull-up resistor.</at>             |
|         |  |                  | <at i<sup="">2C-BUS communication&gt; Connect to "H."</at>   |
| SCK/SCL | Clock input                              | Input            | <at 24-bit="" communication="" serial=""> SIN pin serial data is taken in when SCK rises at CS pin "L" level. Hysteresis input.</at>   |
|         |  |                  | <at i<sup="">2C-BUS communication&gt;<br/>SDA pin serial data is taken in when SCL rises.</at>   |
| SIN/SDA | Data I/O                                 | Input            | <at 24-bit="" communication="" serial=""> This is the pin for serial input of display control register and display RAM data. Hysteresis input.</at>                                    |
|         |  | I/O              | -At I <sup>2</sup> C-BUS communication> Hysteresis input. This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal. |
| тск     | External clock input                     | Input            | This is the pin for external clock input.  |
| VDD1    | Power pin                                | _                | Digtal power pin. Connect to +5V with the power pin.   |
| P6/CO5  | Port P6 output                           | Output           | This pin can be toggled between port pin output and CO5 signal pin.  |
| P7/CO6  | Port P7 output                           | Output           | This pin can be toggled between port pin output and CO6 signal pin.  |
| VSS1    | Earthing pin                             | _                | Connect to GND using circuit earthing pin.   |
| P0/BLNK | Port P0 output                           | Output           | This pin can be toggled between port pin output and BLNK signal output.  |
| P1/C00  | Port P1 output                           | Output           | This pin can be toggled between port pin output and CO0 signal output.   |
| P2/CO1  | Port P2 output                           | Output           | This pin can be toggled between port pin output and CO1 signal output.   |
| P3/CO2  | Port P3 output                           | Output           | This pin can be toggled between port pin output and CO2 signal output.   |
| P4/CO3  | Port P4 output                           | Output           | This pin can be toggled between port pin output and CO3 signal output.   |
| P5/CO4  | Port P5 output                           | Output           | This pin can be toggled between port pin output and CO4 signal output.   |
| HOR     | Horizontal synchro-<br>nous signal input | Input            | This pin inputs the horizontal synchronous signal. Hysteresis input.   |
| VERT    | Vertical synchro-<br>nous signal input   | Input            | This pin inputs the vertical synchronous signal. Hysteresis input.   |
| VDD2    | Power pin                                | _                | Analog power pin. Connect to +5V with the power pin.   |





#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## **MEMORY CONSTITUTION**

INPUT EXAMPLE". Memory constitution is shown in Figure 1.

Address  $000_{16}$  to  $11F_{16}$  are assigned to the display RAM, address  $120_{16}$  to  $128_{16}$  are assigned to the display control registers. The internal circuit is reset and all display control registers (address  $120_{16}$  to  $128_{16}$ ) are set to "0" when the  $\overline{AC}$  pin level is "L". And then, RAM is not erased and be undefinited. For detail, see "DATA

| Address | DA17 | DA16 | DA15 | DA14 | DA13     | DA12  | DA11   | DA10   | DAF    | DAE    | DAD    | DAC        | DAB    | DAA    | DA9    | DA8    | DA7    | DA6    | DA5    | DA4       | DA3    | DA2    | DA1   | DA0   |
|---------|------|------|------|------|----------|-------|--------|--------|--------|--------|--------|------------|--------|--------|--------|--------|--------|--------|--------|-----------|--------|--------|-------|-------|
| 00016   | 0    | BC6  | BC5  | BC4  | вс3      | BC2   | BC1    | BC0    | CC6    | CC5    | CC4    | CC3        | CC2    | CC1    | CC0    | C8     | C7     | C6     | C5     | C4        | С3     | C2     | C1    | C0    |
| 001 16  | 0    | BC6  | BC5  | BC4  | вс3      | BC2   | BC1    | BC0    | CC6    | CC5    | CC4    | CC3        | CC2    | CC1    | CC0    | C8     | C7     | C6     | C5     | C4        | СЗ     | C2     | C1    | C0    |
|         |      |      |      | Back | ground c | olor  |        |        |        |        | Cha    | aracter co | olor   |        |        |        |        |        | Cha    | racter co | de     |        |       |       |
| 11E16   | 0    | BC6  | BC5  | BC4  | всз      | BC2   | BC1    | BC0    | CC6    | CC5    | CC4    | CC3        | CC2    | CC1    | CC0    | C8     | C7     | C6     | C5     | C4        | СЗ     | C2     | C1    | C0    |
| 11F16   | 0    | BC6  | BC5  | BC4  | вс3      | BC2   | BC1    | BC0    | CC6    | CC5    | CC4    | CC3        | CC2    | CC1    | CC0    | C8     | C7     | C6     | C5     | C4        | С3     | C2     | C1    | C0    |
| 12016   | _    | _    | -    | ı    | EXCK1    | EXCK0 | RSEL1  | RSEL0  | TEST24 | DIVS2  | DIVS1  | DIVS0      | DIV11  | DIV10  | DIV9   | DIV8   | DIV7   | DIV6   | DIV5   | DIV4      | DIV3   | DIV2   | DIV1  | DIV0  |
| 12116   | _    | _    | _    |      | _        | 1     | TEST12 | TEST11 | PTD7   | PTD6   | PTD5   | PTD4       | PTD3   | PTD2   | PTD1   | PTD0   | PTC7   | PTC6   | PTC5   | PTC4      | PTC3   | PTC2   | PTC1  | PTC0  |
| 12216   | _    | VP10 | VP9  | VP8  | VP7      | VP6   | VP5    | VP4    | VP3    | VP2    | VP1    | VP0        | HP11   | HP10   | HP9    | HP8    | HP7    | HP6    | HP5    | HP4       | HP3    | HP2    | HP1   | HP0   |
| 12316   | _    | _    | _    | SYAD | BEAT14   | _     | TEST19 | _      | _      | BLK1   | BLK0   | BCOL       | DSP11  | DSP10  | DSP9   | DSP8   | DSP7   | DSP6   | DSP5   | DSP4      | DSP3   | DSP2   | DSP1  | DSP0  |
| 12416   | _    | _    |      |      | _        |       |        | -      | LIN17  | LIN16  | LIN15  | LIN14      | LIN13  | LIN12  | LIN11  | LIN10  | LIN9   | LIN8   | LIN7   | LIN6      | LIN5   | LIN4   | LIN3  | LIN2  |
| 12516   | _    | _    |      | ı    | HSZ21    | HSZ20 | HSZ11  | HSZ10  |        | _      | VSZ2H1 | VSZH02     | VSZ2L1 | VSZ2L0 | V18SZ1 | V18SZ0 | _      | -      | VSZ1H1 | VSZ1H0    | VS1L1Z | VSZ1L0 | V1SZ1 | V1SZ0 |
| 12616   | _    | _    | ı    | ı    | _        | ı     | 1      | ı      | ı      | FC6    | FC5    | FC4        | FC3    | FC2    | FC1    | FC0    | _      | RC6    | RC5    | RC4       | RC3    | RC2    | RC1   | RC0   |
| 12716   | _    | _    | -    |      | _        | 1     |        | -      | -      | SPACE2 | SPACE1 | SPACE0     | RAMERS | DSPON  | TEST30 | TEST17 | TEST16 | TEST15 | TEST14 | TEST13    | POLH   | POLV   | VMASK | B/F   |
| 12816   | _    | _    | _    | _    | _        | _     | _      | _      | _      | _      | _      | _          | TEST20 | TEST29 | TEST22 | TEST21 | TEST28 | TEST27 | TEST26 | TEST10    | TEST3  | TEST2  | TEST1 | TEST0 |

Fig.1 Memory constitution (Display RAM, Display Control register)



## **SCREEN CONSTITUTION**

The screen lines and rows are determined from each address of the display RAM . The screen constitution is shown in Figure 2.

| Row Line | 1     | 2     | 3     | 4                 | 5     | 6     | 7     | 8     | 9     | 10    | 11    | 12                | 13    | 14    | 15    | 16    | 17    | 18    | 19    | 20                | 21                | 22    | 23                | 24    |
|----------|-------|-------|-------|-------------------|-------|-------|-------|-------|-------|-------|-------|-------------------|-------|-------|-------|-------|-------|-------|-------|-------------------|-------------------|-------|-------------------|-------|
| 1        | 00016 | 00116 | 00216 | 00316             | 00416 | 00516 | 00616 | 00716 | 00816 | 00916 | 00A16 | 00B16             | 00C16 | 00D16 | 00E16 | 00F16 | 01016 | 01116 | 01216 | 01316             | 01416             | 01516 | 01616             | 01716 |
| 2        | 01816 | 01916 | 01A16 | 01B <sub>16</sub> | 01C16 | 01D16 | 01E16 | 01F16 | 02016 | 02116 | 02216 | 02316             | 02416 | 02516 | 02616 | 02716 | 02816 | 02916 | 02A16 | 02B16             | 02C16             | 02D16 | 02E16             | 02F16 |
| 3        | 03016 | 03116 | 03216 | 03316             | 03416 | 03516 | 03616 | 03716 | 03816 | 03916 | 03A16 | 03B16             | 03C16 | 03D16 | 03E16 | 03F16 | 04016 | 04116 | 04216 | 04316             | 04416             | 04516 | 04616             | 04716 |
| 4        | 04816 | 04916 | 04A16 | 04B16             | 04C16 | 04D16 | 04E16 | 04F16 | 05016 | 05116 | 05216 | 05316             | 05416 | 05516 | 05616 | 05716 | 05816 | 05916 | 05A16 | 05B16             | 05C16             | 05D16 | 05E16             | 05F16 |
| 5        | 06016 | 06116 | 06216 | 06316             | 06416 | 06516 | 06616 | 06716 | 06816 | 06916 | 06A16 | 06B <sub>16</sub> | 06C16 | 06D16 | 06E16 | 06F16 | 07016 | 07116 | 07216 | 07316             | 07416             | 07516 | 07616             | 07716 |
| 6        | 07816 | 07916 | 07A16 | 07B16             | 07C16 | 07D16 | 07E16 | 07F16 | 08016 | 08116 | 08216 | 08316             | 08416 | 08516 | 08616 | 08716 | 08816 | 08916 | 08A16 | 08B16             | 08C16             | 08D16 | 08E16             | 08F16 |
| 7        | 09016 | 09116 | 09216 | 09316             | 09416 | 09516 | 09616 | 09716 | 09816 | 09916 | 09A16 | 09B16             | 09C16 | 09D16 | 09E16 | 09F16 | 0A016 | 0A116 | 0A216 | 0A316             | 0A416             | 0A516 | 0A616             | 0A716 |
| 8        | 0A816 | 0A916 | 0AA16 | 0AB16             | 0AC16 | 0AD16 | 0AE16 | 0AF16 | 0B016 | 0B116 | 0B216 | 0B316             | 0B416 | 0B516 | 0B616 | 0B716 | 0B816 | 0B916 | 0BA16 | 0BB16             | 0BC16             | 0BD16 | 0BE16             | 0BF16 |
| 9        | 0C016 | 0C116 | 0C216 | 0C316             | 0C416 | 0C516 | 0C616 | 0C716 | 0C816 | 0C916 | 0CA16 | 0CB <sub>16</sub> | 0CC16 | 0CD16 | 0CE16 | 0CF16 | 0D016 | 0D116 | 0D216 | 0D316             | 0D416             | 0D516 | 0D616             | 0D716 |
| 10       | 0D816 | 0D916 | 0DA16 | 0DB16             | 0DC16 | 0DD16 | 0DE16 | 0DF16 | 0E016 | 0E116 | 0E216 | 0E316             | 0E416 | 0E516 | 0E616 | 0E716 | 0E816 | 0E916 | 0EA16 | 0EB16             | 0EC16             | 0ED16 | 0EE16             | 0EF16 |
| 11       | 0F016 | 0F116 | 0F216 | 0F316             | 0F416 | 0F516 | 0F616 | 0F716 | 0F816 | 0F916 | 0FA16 | 0FB16             | 0FC16 | 0FD16 | 0FE16 | 0FF16 | 10016 | 10116 | 10216 | 10316             | 10416             | 10516 | 10616             | 10716 |
| 12       | 10816 | 10916 | 10A16 | 10B <sub>16</sub> | 10C16 | 10D16 | 10E16 | 10F16 | 11016 | 11116 | 11216 | 11316             | 11416 | 11516 | 11616 | 11716 | 11816 | 11916 | 11A16 | 11B <sub>16</sub> | 11C <sub>16</sub> | 11D16 | 11E <sub>16</sub> | 11F16 |

Fig. 2 Screen constitution

## **DISPLAY RAM**

Address 00016 to 11F16

| DA | Register  |        | Contents   | Remarks   |
|----|-----------|--------|--|---|
|    | rtogistor | Status | Function   | Komano  |
| 0  | C0        | 1      | Sets the displayed ROM character code.                                     | Display character setting                           |
| 1  | C1        | 0      | Select from 0000000002–1111111112 (512 types) and set up a character code. |   |
| 2  | C2        | 0      |  |   |
| 3  | С3        | 0      |  |   |
| 4  | C4        | 0      |  |   |
| 5  | C5        | 0      |  |   |
| 6  | C6        | 0      |  |   |
| 7  | C7        | 0      |  |   |
| 8  | C8        | 0      |  |   |
| 9  | CC0       | 0      | 128 kinds of colors are set up by CC0–CC6.                                 | Character color (character unit) setting            |
| Α  | CC1       | 0      | CC0–CC6 correspond to P1/CO0–P7/CO6 output, respectively.                  |   |
| В  | CC2       | 0      |  |   |
| С  | CC3       | 0      |  |   |
| D  | CC4       | 0      |  |   |
| Е  | CC5       | 0      |  |   |
| F  | CC6       | 0      |  |   |
| 10 | BC0       | 0      | 128 kinds of colors are set up by BC0–BC6                                  | Character background color (character unit) setting |
| 11 | BC1       | 0      | BC0–BC6 correspond to P1/CO0–P7/CO6 output, respectively.                  | , ,   |
| 12 | BC2       | 0      |  |   |
| 13 | BC3       | 0      |  |   |
| 14 | BC4       | 0      |  |   |
| 15 | BC5       | 0      |  |   |
| 16 | BC6       | 0      |  |   |
|    |           | 0      | Fix to "0".  |   |

Note: The display RAM is undefined state at the  $\overline{\text{AC}}$  pin.



## **REGISTERS DESCRIPTION**

(1) Address 120<sub>16</sub>

| (1) Addre | <u> </u> |        | Contents  |  |
|-----------|----------|--------|---|--|
| DA        | Register | Status | Function  | Remarks  |
| 0         | DIV0     | ① 1    | Sets division value (multiply value) of horizontal oscillation frequency.   | Sets display frequency by division value (multiply value) setting.                                     |
| 1         | DIV1     | ①<br>1 | $N1 = \sum_{n=0}^{11} (DIV_n \times 2^n)$   | For detail, see "REGISTER SUPPLEMENTARY DESCRIPTION (1)".  |
| 2         | DIV2     | 1      | n = 0<br>N1 : division value (multiply value)   | Also, set the display frequency range by registers DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1(address 12016) |
| 3         | DIV3     | 1      |   | in accordance with the display frequency.  |
| 4         | DIV4     | 1      |   | Any of this settings above is required only when EXCK1 = 0, EXCK0 = 1 and EXCK1 = 1, EXCK0 = 1.        |
| 5         | DIV5     | 1      |   |  |
| 6         | DIV6     | 1      |   |  |
| 7         | DIV7     | 1      |   |  |
| 8         | DIV8     | 1      |   |  |
| 9         | DIV9     | 1      |   |  |
| А         | DIV10    | ①<br>1 |   |  |
| В         | DIV11    | 1      |   |  |
| С         | DIVS0    | 1      |   |  |
| D         | DIVS1    | 1      | For setting, see "REGISTER SUPPLEMENTARY DESCRIPTION (2)".  | Sets display frequency range.  |
| E         | DIVS2    | 1      |   |  |
| F         | TEST24   | 0      | Fix to "0".   |  |
| -         |          | 0      | Can not be used.  |  |
| 10        | RSEL0    | 1      | For setting, see "REGISTER SUPPLEMENTARY DESCRIPTION (2)".  | Sets display frequency range.  |
| 11        | RSEL1    | 1      | TEVOVA EVOVA  |  |
| 12        | EXCK0    | 1      | EXCK1         EXCK0         Display clock input           0         0         External clock mode 1           0         1         Internal clock mode | Display clock setting See "REGISTER SUPPLEMENTARY  |
| 13        | EXCK1    | 1      | 1         0         Can not be used.           1         1         External clock mode 2  | DESCRIPTION (1)".  |
| 14        | -        | 1      | Fix to "0".  Can not be used.   |  |
| 15        | -        | 1      | Fix to "0".  Can not be used.   |  |
| 16        | _        | 1      | Fix to "0".  Can not be used.   |  |
| 17        | _        | ①<br>1 | Fix to "0".  Can not be used.   |  |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (2) Address 121<sub>16</sub>

| DA | Register | Status   | Contents   | Remarks                |
|----|----------|----------|--|------------------------|
|    | 1        |          | Function   |                        |
| 0  | PTC0     | 1        | P0 output (port P0). BLNK output   | P0 pin output control. |
| 1  | PTC1     | ①<br>1   | P1 output (port P1).   | P1 pin output control. |
| 2  | PTC2     | 0        | P2 output (port P2).   | P2 pin output control. |
|    |          | 0        | CO1 output P3 output (port P3).  |                        |
| 3  | PTC3     | 1        | CO2 output   | P3 pin output control. |
| 4  | PTC4     | 0        | P4 output (port P4). CO3 output  | P4 pin output control. |
| 5  | PTC5     | 0        | P5 output (port P5).   | P5 pin output control. |
|    |          | 1        | CO4 output   |                        |
| 6  | PTC6     | <u> </u> | P6 output (port P6). CO5 output  | P6 pin output control. |
| 7  | DTCZ     | 0        | P7 output (port P7).   | DZ nin outnut control  |
| 7  | PTC7     | 1        | CO6 output   | P7 pin output control. |
| 0  | PTD0     | 0        | At the port output, it is "L" fixed. At the BLNK signal output, it is negative polarity. | P0 pin data control.   |
| 8  | PIDO     | 1        | At the port output, it is "L" fixed. At the BLNK signal output, it is negative polarity. | Po pin data control.   |
| 9  | PTD1     | 0        | At the port output, it is "L" fixed. At the CO0 signal output, it is negative polarity.  | P1 pin data control.   |
| 9  | [ ]      | 1        | At the port output, it is "L" fixed. At the CO0 signal output, it is negative polarity.  | F I pili data control. |
| А  | PTD2     | 0        | At the port output, it is "L" fixed. At the CO1 signal output, it is negative polarity.  | P2 pin data control.   |
|    | 11102    | 1        | At the port output, it is "L" fixed. At the CO1 signal output, it is negative polarity.  | 1 2 pin data control.  |
| В  | PTD3     | 0        | At the port output, it is "L" fixed. At the CO2 signal output, it is negative polarity.  | P3 pin data control.   |
| J  | 1.150    | 1        | At the port output, it is "L" fixed. At the CO2 signal output, it is negative polarity.  | To pin data control.   |
| С  | PTD4     | 0        | At the port output, it is "L" fixed. At the CO3 signal output, it is negative polarity.  | P4 pin data control.   |
|    |          | 1        | At the port output, it is "L" fixed. At the CO3 signal output, it is negative polarity.  | r                      |
| D  | PTD5     | 0        | At the port output, it is "L" fixed. At the CO4 signal output, it is negative polarity.  | P5 pin data control.   |
|    |          | 1        | At the port output, it is "L" fixed. At the CO4 signal output, it is negative polarity.  |                        |
| Е  | PTD6     | 0        | At the port output, it is "L" fixed. At the CO5 signal output, it is negative polarity.  | P6 pin data control.   |
|    |          | 1        | At the port output, it is "L" fixed. At the CO5 signal output, it is negative polarity.  |                        |
| F  | PTD7     | 0        | At the port output, it is "L" fixed. At the CO6 signal output, it is negative polarity.  | P7 pin data control.   |
|    |          | 1        | At the port output, it is "L" fixed. At the CO6 signal output, it is negative polarity.  |                        |
| 10 | TEST11   | 0        | Set it as "0" at the time of the internal clock mode.                                    |                        |
|    |          | 1        | Set it as "0" at the time of the external clock mode1, 2.                                |                        |
| 11 | TEST12   | 1        | Fix to "0".  Can not be used.  |                        |
| 12 | _        | 0        | Fix to "0".  |                        |
| 12 |          | 1        | Can not be used.   |                        |
| 13 | _        | <u> </u> | Fix to "0".  |                        |
| 14 | _        | 0        | Can not be used.  Fix to "0".  |                        |
| 14 |          | 1        | Can not be used.   |                        |
| 15 |          | 0        | Fix to "0".  |                        |
| -  | <u> </u> | 1        | Can not be used.   |                        |
| 16 | _        | 0        | Fix to "0".  |                        |
|    |          | 1        | Can not be used.   |                        |
| 17 | _        | 0        | Fix to "0".  |                        |
|    |          | 1        | Can not be used.   |                        |



#### (3) Address 122<sub>16</sub>

| (3) Addre | 1 12210  |          |   | 1  |
|-----------|----------|----------|---|--|
| DA        | Register | Ctatur I | Contents  | Remarks  |
|           |          | Status 0 | Function  | -  |
| 0         | HP0      | 1        | If HS is the horizontal display start location,   | Horizontal display start location is specified using the 12 bits from HP11 to HP0. |
| 1         | HP1      | 0        | HS = T X ( $\Sigma 2^{n}$ HPn + m)  | HP11 to HP0 = (0000000000002) and (000001001112) setting is forbidden.             |
|           |          | 0        | n = 0<br>T: Period of display frequency   | (0000001001112) octaing to forbidacin.   |
| 2         | HP2      | 1        |   |  |
| 3         | HP3      | 0        | 4055 settings are possible. m : offset value differ for the setting of the register EXCK0                     |  |
|           |          | 0        | and EXCK1. It shown below.  |  |
| 4         | HP4      | 1        | EXCK1 0 0 1 1   |  |
| 5         | HP5      | 0        | EXCK0         0         1         0         1           m         13         13         Do not set         19 |  |
|           |          | 0        | HOR   |  |
| 6         | HP6      | 1        |   |  |
| 7         | HP7      | 0        | <u> </u>  |  |
|           |          | 0        | VS  |  |
| 8         | HP8      | 1        | VERT  |  |
| 9         | HP9      | 0        | HS Display area   |  |
|           |          | 0        | Note 2  |  |
| Α         | HP10     | 1        | V Note 2  |  |
| В         | HP11     | 0        | Monitor display   |  |
|           |          | 1        | l l   |  |
| С         | VP0      | 1        | If VS is the vertical display start location,   | The vertical start location is specified using the 11 bits from VP10 to VP0.       |
| D         | VP1      | 0        | $VS = H \times \Sigma 2^{n} VPn$  | VP10 to VP0 = (000000000002) setting is forbidden.                                 |
|           |          | 0        | n = 0<br>H : Cycle with the horizonal synchronizing pulse   | 3  |
| E         | VP2      | 1        | 2047 settings are possible.   |  |
| F         | VP3      | 0        | HOR   |  |
|           |          | 0        | ļ U   |  |
| 10        | VP4      | 1        |   |  |
| 11        | VP5      | 0        | VS Note 2   |  |
|           |          | 0        | V V V   |  |
| 12        | VP6      | 1        | HS Display area   |  |
| 13        | VP7      | 0        | Note 2  |  |
| ļ         |          | 0        | Note 2  |  |
| 14        | VP8      | 1        | Monitor display   |  |
| 15        | VP9      | 0        | l I   |  |
| ļ         |          | 0        |   | HS*(shown left) shows horizontal display   |
| 16        | VP10     | 1        |   | start location this is register $B/\overline{F}$ (address 12716) = "0" is set.     |
| 17        | _        | 0        | Fix to "0".   |  |
|           |          | 1        | Can not be used.  |  |

Note 1: The mark around the status value means the reset status by the "L" level is input to  $\overline{AC}$  pin.

2: Set up the horizontal and vertical display start location so that display range may not exceed it.

Set the character code "1FF16" (blank without background) for the display RAM of the part which the display range exceeds.

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (4) Address 12316

|    | 1        |            | Contents  | T  |
|----|----------|------------|---|--|
| DA | Register | Status     | Function  | Remarks  |
| 0  | DSP0     | <u> </u>   | The display modes of display screen inside n+1 line by DSPn   | Display mode settting of line 1.                                   |
| 1  | DSP1     | <u> </u>   | (n=0 to 11)   | Display mode settting of line 2.                                   |
| 2  | DSP2     | ①<br>1     | The display mode decided by the combination with registers BLK1 and BLK0 (address 12316).   | Display mode settting of line 3.                                   |
| 3  | DSP3     | ①<br>1     | Settings are given below.    BLK1   BLK0   DSPn="0"   DSPn="1"  | Display mode settting of line 4.                                   |
| 4  | DSP4     | ①<br>1     | 0         0         Matrix-outline border         Matrix-outline           0         1         Character         Border           1         0         Border         Matrix-outline | Display mode settting of line 5.                                   |
| 5  | DSP5     | ①<br>1     | 1   1   Matrix-outline   Charcter   (At register BCOL="0")  | Display mode settting of line 6.                                   |
| 6  | DSP6     | ①<br>1     | For detail, see "DISPLAY FORM 1 (1)".   | Display mode settting of line 7.                                   |
| 7  | DSP7     | ①<br>1     |   | Display mode settting of line 8.                                   |
| 8  | DSP8     | ①<br>1     |   | Display mode settting of line 9.                                   |
| 9  | DSP9     | ①<br>1     |   | Display mode settting of line 10.                                  |
| А  | DSP10    | ①<br>1     |   | Display mode settting of line 11.                                  |
| В  | DSP11    | 0          |   | Display mode settting of line 12.                                  |
| С  | BCOL     | 0          | The blanking of BLK1 and BLK0   | All blanking (raster area) settting                                |
|    |          | 0          | Sets all blanking (raster area)  BLK1 BLK0 Blanking mode  |  |
| D  | BLK0     | 1          | 0 0 Matrix-outline size 0 1 Character size  | Display mode (blanking mode) settting<br>See "DISPLAY FORM 1 (1)". |
| E  | BLK1     | 1          | 1 0 Border size 1 1 Matrix-outline size   | See Biol Ett Felium F(1):  |
| F  | _        | 0          | Fix to "0".   |  |
|    |          | 1          | Can not be used.  |  |
| 10 | -        | 1          | Fix to "0".   | -  |
|    |          | $\bigcirc$ | Can not be used.  Fix to "0".   |  |
| 11 | TEST19   | 1          | Can not be used.  | 1  |
| 12 | _        | ①<br>1     | Fix to "0".  Can not be used.   |  |
| 13 | BETA14   | 0          | Matrix-outline display (12 X 18 dot)  | Effective at the time of Matrix-outline displays                   |
| 14 | SYAD     | 0          | Matrix-outline display (14 X 18 dot)  Border display of character   | and Matrix-outline border displays in the display mode.            |
|    | 01,7,5   | 1          | Shadow display of character   |  |
| 15 | _        | 0          | Fix to "0".   | 4  |
|    |          | 1          | Can not be used.  |  |
| 16 | -        | 0          | Fix to "0".   | -  |
|    | -        | 1          | Can not be used.  | <u> </u>   |
| 17 | -        | 0          | Fix to "0".   | -  |
|    |          | '          | Can not be used.  | 1  |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (5) Address 12416

| DA | Register | Status      | Contents  | Remarks   |
|----|----------|-------------|---|---|
| 0  | LINE2    | 0           | Function  The vertical dot size for line n in the character dot lines   | Character dot size setting in the vertical  |
| 1  | LINE3    | 0           | (18 vertical lines) is set using LINn (n = 2 to 17).  | direction for the 2nd line.  Character dot size setting in the vertical                             |
| 2  | LINE4    | 0           | Dot size can be selected between 2 types for each dot line.  For dot size, see the below registers. Line 1 and lines 2 to | direction for the 3rd line.  Character dot size setting in the vertical                             |
| 3  | LINE5    | 0           | 2 can be set independent of one another.  | direction for the 4th line.  Character dot size setting in the vertical                             |
| 4  | LINE6    | 0           |   | direction for the 5th line.  Character dot size setting in the vertical                             |
| 5  | LINE7    | 0           | LINn = "0" LINn = "1"  Refer to VSZ1L0 Refer to VSZ1H0  | direction for the 6th line.  Character dot size setting in the vertical direction for the 7th line. |
| 6  | LINE8    | 1<br>①<br>1 | 1st line  | Character dot size setting in the vertical direction for the 8th line.                              |
| 7  | LINE9    | ①<br>1      |   | Character dot size setting in the vertical direction for the 9th line.                              |
| 8  | LINE10   |             |   | Character dot size setting in the vertical direction for the 10th line.                             |
| 9  | LINE11   | <u> </u>    |   | Character dot size setting in the vertical direction for the 11th line.                             |
| А  | LINE12   | ①<br>1      |   | Character dot size setting in the vertical direction for the 12th line.                             |
| В  | LINE13   | ①<br>1      |   | Character dot size setting in the vertical direction for the 13th line.                             |
| С  | LINE14   | ①<br>1      |   | Character dot size setting in the vertical direction for the 14th line.                             |
| D  | LINE15   | ①<br>1      |   | Character dot size setting in the vertical direction for the 15th line.                             |
| Е  | LINE16   | ①<br>1      |   | Character dot size setting in the vertical direction for the 16th line.                             |
| F  | LINE17   | <u> </u>    |   | Character dot size setting in the vertical direction for the 17th line.                             |
| 10 | _        | 0           | Fix to "0".   | 4   |
| 11 | _        | 0           | Can not be used.  Fix to "0".   |   |
|    |          | 0           | Can not be used.  Fix to "0".   |   |
| 12 | _        | 1           | Can not be used.  |   |
| 13 | _        | <u> </u>    | Fix to "0".  Can not be used.   |   |
| 14 | _        | ①<br>1      | Fix to "0".  Can not be used.   | _   |
| 15 | _        | ①<br>1      | Fix to "0".  Can not be used.   |   |
| 16 | _        | 0           | Fix to "0".   |   |
| 17 |          | 0           | Can not be used. Fix to "0".  |   |
|    |          | 1           | Can not be used.  |   |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (6) Address 12516

|    |          |        | Contents   |   |
|----|----------|--------|--|---|
| DA | Register | Status | Function   | Remarks   |
| 0  | V1SZ0    | 0      | H: Cycle with the horizontal synchronizing pulse   | Character dot size setting in the vertical  |
| 1  | V1SZ1    | 0      | V1SZ1         V1SZ0         Vertical direction size           0         0         1H/dot           0         1         2H/dot           1         0         3H/dot | direction for the 1st line.<br>(common to all lines)  |
|    |          | 0      | H: Cycle with the horizontal synchronizing pulse   |   |
| 2  | VSZ1L0   | 1      | VSZ1L1         VSZ1L0         Vertical direction size           0         0         1H/dot           0         1         2H/dot                                    | Character dot size setting in the vertical direction for the first line.  (effective only at LINn = "0"). |
| 3  | VSZ1L1   | 1      | 1 0 3H/dot<br>1 1 4H/dot   | (enective only at Linkii = 0 ).   |
| 4  | VSZ1H0   | 1      | H: Cycle with the horizontal synchronizing pulse    VSZ1H1   | Character dot size setting in the vertical direction for the first line.                                  |
| 5  | VSZ1H1   | 1      | 0 1 2H/dot<br>1 0 3H/dot<br>1 1 4H/dot   | (effective only at LINn = "1").   |
| 6  | _        | 0      | Fix to "0".  |   |
|    |          | 1      | Can not be used.   |   |
| 7  | _        | 0      | Fix to "0".  | _   |
|    |          | 0      | Can not be used.   |   |
| 8  | V18SZ0   | 1      | H: Cycle with the horizontal synchronizing pulse  V18Z1 V18Z0 Vertical direction size 0 0 1H/dot   | Character dot size setting in the vertical direction for the 18th line.                                   |
| 9  | V18SZ1   | 1      | 0 1 2H/dot<br>1 0 3H/dot<br>1 1 4H/dot   | (common to all lines)   |
| Α  | VSZ2L0   | 1      | H: Cycle with the horizontal synchronizing pulse  VSZ2L1 VSZ2L0 Vertical direction size 0 0 1H/dot   | Character dot size setting in the vertical direction (display monitor for 2nd to 12th line)               |
| В  | VSZ2L1   | ①<br>1 | 0 1 2H/dot<br>1 0 3H/dot<br>1 1 4H/dot   | (effective only at LINn = "0").   |
| С  | VSZ2H0   | 1      | H: Cycle with the horizontal synchronizing pulse  VSZ2H1 VSZ2H0 Vertical direction size 0 0 1H/dot   | Character dot size setting in the vertical direction (display monitor for 2nd to 12th line)               |
| D  | VSZ2H1   | 1      | 0 1 2H/dot<br>1 0 3H/dot<br>1 1 4H/dot   | (effective only at LINn = "0").   |
| Е  | _        | 0      | Fix to "0".  |   |
|    |          | 1      | Can not be used.   |   |
| F  | _        | ①<br>1 | Fix to "0".  |   |
|    |          | 0      | Can not be used.   |   |
| 10 | HSZ10    | 1      | HSZ11  | Character size setting in the horizontal direction for the first line.                                    |
| 11 | HSZ11    | 1      | 1 0 3T/dot<br>1 1 4T/dot   | T: Display frequency cycle.   |
| 12 | HSZ20    | ①<br>1 | HSZ21         HSZ20         horizontal direction size           0         0         1T/dot   | Charcter size setting in the horizontal   |
| 13 | HSZ21    | ①<br>1 | 0 1 2T/dot<br>1 0 3T/dot<br>1 1 4T/dot   | direction for the 2nd line to 12th line. T: Display frequency cycle.                                      |
| 14 | -        | 0      | Fix to "0".  |   |
| 15 | _        | 0      | Can not be used.  Fix to "0".  |   |
|    |          | 1      | Can not be used.   |   |
| 16 | -        | ①<br>1 | Fix to "0".  Can not be used.  | _   |
|    |          | 0      | Fix to "0".  |   |
| 17 | _        | 1      | Can not be used.   |   |
|    | 1        |        |  |   |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (7) Address 12616

| Б. | Danistan |          | Contents  | Remarks  |
|----|----------|----------|---|--|
| DA | Register | Status   | Function  | - Remarks  |
| 0  | RC0      | 0        | RO0–RO6 correspond to CO0–CO6 output, respectively. | Raster color setting of all blankings.                     |
|    |          | 0        |   |  |
| 1  | RC1      | 1        |   |  |
| 2  | RC2      | ①<br>1   |   |  |
| 3  | RC3      | 0        |   |  |
| 4  | RC4      | 0 1      |   |  |
| 5  | RC5      | ①<br>1   |   |  |
| 6  | RC6      | ①<br>1   |   |  |
| 7  | _        | 0        | Fix to "0".   |  |
| ′  |          | 1        | Can not be used.                                    |  |
| 8  | _        | 0        | Fix to "0".   |  |
| 0  |          | 1        | Can not be used.                                    |  |
| 9  | FC0      | 1        | FO0–FO6 correspond to CO0–CO6 output, respectively. | Color setting of the border display or the shadow display. |
| Α  | FC1      | ①<br>1   |   | asplay of the chart asplay.                                |
| В  | FC2      | ①<br>1   |   |  |
| С  | FC3      | ①<br>1   |   |  |
| D  | FC4      | <u> </u> |   |  |
| Е  | FC5      | 0 1      |   |  |
| F  | FC6      | 0        |   |  |
| 10 | _        | 0        | Fix to "0".   |  |
| 10 |          | 1        | Can not be used.                                    |  |
| 11 | _        | 0        | Fix to "0".   |  |
| 40 |          | 0        | Can not be used.  Fix to "0".                       |  |
| 12 | _        | 1        | Can not be used.                                    | 7  |
| 13 | _        | 0        | Fix to "0".   |  |
|    |          | 0        | Can not be used.                                    |  |
| 14 | _        | 1        | Fix to "0".  Can not be used.                       | +  |
| 15 | _        | 0        | Fix to "0".   |  |
| 13 |          | 1        | Can not be used.                                    |  |
| 16 | _        | 0        | Fix to "0".   |  |
| 10 |          | 1        | Can not be used.                                    |  |
| 17 |          | 0        | Fix to "0".   |  |
| •• |          | 1        | Can not be used.                                    |  |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (8) Address 127<sub>16</sub>

| DA    | Register | Status   | Contents  | Remarks   |
|-------|----------|----------|---|---|
|       |          |          | Function  | Complement of the standard of |
| 0     | B/F      | 1        | Synchronize with the leading edge of horizontal synchronization.  Synchronize with the trailing edge of horizontal synchronization.     | Synchronize with the front porch or back porch of the horizontal synchronization signal.  |
|       |          | 0        | Do not mask by VERT input signal.   | Sets mask at phase comparison operating   |
| 1     | VMASK    | 1        | Mask by VERT input signal.  | goto maon at phaos sompanson speramig   |
| 2     | POLV     | 0        | VERT pin is negative polarity.  | VERT pin polarity setting.  |
|       | I OLV    | 1        | VERT pin is positive polarity.  | VERT pin polarity setting.  |
| 3     | POLH     | 0        | HOR pin is negative polarity.   | HOR pin polarity setting.   |
|       |          | 1        | HOR pin is positive polarity.   |   |
| 4     | TEST13   | 0 1      | Fix to "0".   |   |
|       |          |          | Can not be used.  |   |
| 5     | TEST14   | ①<br>1   | Fix to "0".   | 1   |
|       |          | 0        | Can not be used.  Fix to "0".   |   |
| 6     | TEST15   | 1        |   | -   |
|       |          | 0        | Can not be used.  Fix to "0".   |   |
| 7     | TEST16   | 1        | Can not be used.  | -   |
|       |          | 0        | Fix to "0".   |   |
| 8     | TEST17   | 1        |   | -   |
|       |          | 0        | Can not be used.  |   |
| 9     | TEST30   |          | Fix to "0".   | 1   |
|       |          | 0        | Can not be used.  |   |
| Α     | DSPON    |          | Display OFF   | _   |
|       | 1        | 1        | Display ON  | When register RAMERS is set to "1", do not stop the   |
| В     | RAMERS   | 0 1      | RAM not erased  RAM erased  | display clock. There is no need to reset because there  |
|       |          |          |   | is no register for this bit.  |
| С     | SPACE0   | <u> </u> | SPACE2         SPACE1         SPACE0         Number of Lines and Space<(S) represents space>           0         0         0         12 | Leave one line worth of space in the vertical direction.  |
|       |          | 0        | 0 0 1 1 (S) 10 (S) 1<br>0 1 0 2 (S) 8 (S) 2   | For example, 6 (S) 6 indicates two sets   |
| D     | SPACE1   | 1        | 0 1 1 3 (S) 6 (S) 3<br>1 0 0 4 (S) 4 (S) 4  | of 6 lines with a line of spaces between lines 6 and 7.   |
|       |          | 0        | 1 0 1 5 (S) 2 (S) 5<br>1 1 0 6 (S) 6  | A line is 18 X N horizontal scan lines.   |
| Ε     | SPACE2   | 1        | 1 1 1 6 (S)(S) 6  | N is determined by the character size in  |
|       |          | 0        | (S) represents one line worth of space  Fix to "0".   | the vertical direction  |
| F     | -        | 1        | Can not be used.  | -   |
|       | 1        | 0        | Fix to "0".   |   |
| 10    | -        | 1        |   |   |
|       |          | 0        | Can not be used.  Fix to "0".   |   |
| 11    | -        | 1        | Can not be used.  |   |
| 40    |          | 0        | Fix to "0".   |   |
| 12    | _        | 1        | Can not be used.  | †   |
| 40    |          | 0        | Fix to "0".   |   |
| 13    | -        | 1        | Can not be used.  |   |
| 14    | _        | 0        | Fix to "0".   |   |
| 17    |          | 1        | Can not be used.  |   |
| 15    |          | 0        | Fix to "0".   |   |
| 10    |          | 1        | Can not be used.  |   |
| 16    | _        | 0        | Fix to "0".   |   |
|       |          | 1        | Can not be used.  |   |
| 17    | _        | 0        | Fix to "0".   |   |
| • • • |          | 1        | Can not be used.  |   |



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## (9) Address 12816

| DA | Register  |        | Contents         | Remarks |
|----|-----------|--------|------------------|---------|
|    | rtogistor | Status | Function         | Romano  |
| 0  | TEST0     | 0      | Fix to "0".      |         |
| U  | 12010     | 1      | Can not be used. |         |
| 1  | TEST1     | 0      | Fix to "0".      |         |
|    | 12011     | 1      | Can not be used. |         |
| 2  | TEST2     | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 3  | TEST3     | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 4  | TEST10    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 5  | TEST26    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 6  | TEST27    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 7  | TEST28    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 8  | TEST21    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 9  | TEST22    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| Α  | TEST29    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| В  | TEST20    | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| С  | _         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| D  | _         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| Е  | -         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| F  | -         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 10 | -         | 0      | Fix to "0".      | -       |
|    | +         | 1      | Can not be used. |         |
| 11 | -         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 12 | -         | 0      | Fix to "0".      |         |
|    |           | 1      | Can not be used. |         |
| 13 | -         |        | Fix to "0".      |         |
|    | +         | 0      | Can not be used. |         |
| 14 | -         | 1      | Fix to "0".      |         |
|    | +         | 0      | Can not be used. |         |
| 15 | -         | 1      | Fix to "0".      | 1       |
|    | +         | 0      | Can not be used. |         |
| 16 | -         | 1      | Fix to "0".      | 1       |
|    | 1         |        | Can not be used. |         |
| 17 | -         | 0      | Fix to "0".      | -       |
|    |           | 1      | Can not be used. |         |



#### REGISTER SUPPLEMENTARY DESCRIPTION

- (1) Setting external clock input and display frequency mode Setting external clock input and display frequency mode (by use of EXCK0, EXCK1 and DIV11 to DIV0 (12016), as explained here following.
  - (a) When (EXCK1, EXCK0) = (0, 0) ...... External clock mode 1 Fosc = 6.3 to 80 MHz (VDD = 4.75V to 5.25V)
    Fosc = 6.3 to 40 MHz (VDD = 3.00V to 3.60V)
    Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant period continuous horizontal synchronous signal.

    Never stop inputting the clock while displaying.
    Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.
  - (b) When (EXCK1, EXCK0) = (0, 1) ......Internal clock mode Fosc = 20 to 120 MHz (VDD = 4.75V to 5.25V) Clock input from the TCK pin is unnecessary. The multiply clock of the internally generated horizontal synchronous signal is used as the display clock. The display frequency is set by setting the multiply value of the horizontal synchronous frequency (of the display frequency) in DIV11 to DIV0 (address 12016). Also, set the display frequency range. (See the next page.) Display frequency is calculated using the below expression.

Display frequency =Horizontal synchronous frequency X

Multiply value

- (c) When (EXCK1, EXCK0) = (1, 0) ..... Setting disabled
- (d) When (EXCK1, EXCK0) = (1, 1) ...... External clock mode 2 Fosc = 20 to 120 MHz (VDD = 4.75V to 5.25V)

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant-period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying.

An internal clock which is in sync with the external input clock is used as the display clock.

Because the display frequency equals the external clock frequency, set N1 (division value) that satisfies the below expressions to DIV11 to DIV0 (address 12016) for make the display frequency is equal to the external clock frequency.




Fig. 3 Example of external clock input



## (2) To set display frequency range

Whenever setting display frequency (when EXCK1 = "0", EXCK0 = "1", or EXCK1 = "1", EXCK0 = "1"), always set the display frequency range in accordance with the display frequency. This range is set from DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016). Frequency ranges are given here below.

| RSEL1 | RSEL0 | DIVS2 | DIVS1 | DIVS0 | Display frequency range MHz |
|-------|-------|-------|-------|-------|-----------------------------|
| 1     | 1     | 0     | 0     | 0     | 112.0 to 120.0              |
| 1     | 0     | 0     | 0     | 0     | 104.0 to 112.0              |
| 0     | 1     | 0     | 0     | 0     | 93.0 to 104.0               |
| 0     | 0     | 0     | 0     | 0     | 80.0 to 93.0                |
| 1     | 1     | 0     | 0     | 1     | 75.0 to 80.0                |
| 1     | 0     | 0     | 0     | 1     | 69.5 to 75.0                |
| 0     | 1     | 0     | 0     | 1     | 62.0 to 69.5                |
| 0     | 0     | 0     | 0     | 1     | 55.0 to 62.0                |
| 1     | 1     | 0     | 1     | 0     | _                           |
| 1     | 0     | 0     | 1     | 0     | 52.0 to 55.0                |
| 0     | 1     | 0     | 1     | 0     | 46.5 to 52.0                |
| 0     | 0     | 0     | 1     | 0     | 40.0 to 46.5                |
| 1     | 1     | 0     | 1     | 1     | 37.5 to 40.0                |
| 1     | 0     | 0     | 1     | 1     | 35.0 to 37.5                |
| 0     | 1     | 0     | 1     | 1     | 31.0 to 35.0                |
| 0     | 0     | 0     | 1     | 1     | 27.5 to 31.0                |
| 1     | 1     | 1     | 0     | 0     | _                           |
| 1     | 0     | 1     | 0     | 0     | 26.0 to 27.5                |
| 0     | 1     | 1     | 0     | 0     | 23.5 to 26.0                |
| 0     | 0     | 1     | 0     | 0     | 20.0 to 23.5                |

## (3) Notes on setting display frequency

To change external clock (display) frequency or horizontal synchronization frequency, always use the following procedures.

To set EXCK1 = "0", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12716) = "0"
- (b) Set the display frequency. ... Set from DIV11 to DIV0, DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016).
- (c) Wait 20 ms while the horizontal synchronization signal is being input.
- (d) Turn the display ON. ... DSPON (address 12716) = "1"

To set EXCK1 = "1", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12716) = "0"
- (b) Set the display frequency. ... Set from DIV11 to DIV0, DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016).
- (c) Wait 20 ms while the horizontal synchronization signal and external clock are being input.
- (d) Turn the display ON. ... DSPON (address 12716) = "1"



#### SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

#### **DISPLAY FORM 1**

(1) blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background 12 X 18 dot.

All blanking size

: When set register BCOL to "1", all raster area is blanking.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0, DSP0 to DSP11 (address  $123_{16}$ ).

| Door | DUK  | BLK0  | Line of D                                  | SPn = "0"           | Line of D              | SPn = "1"           |
|------|------|---|--|---------------------|------------------------|---------------------|
| BCOL | BLK1 | BLKU  | Display mode                               | Blanking mode       | Display mode           | Blanking mode       |
|      | 0    | 0   | Matrix-outline border display              | Matrix-outline size | Matrix-outline display | Matrix-outline size |
| 0    | 0    | 1   | Character display Character size           |                     | Border display         | Border size         |
|      | 1    | 0   | Border display                             | Border size         | Matrix-outline display | Matrix-outlinesize  |
|      | 1    | 1   | Matrix-outline display Matrix-outline size |                     | Character display      | Character size      |
|      | 0    | 0   | Matrix-outline border display              |                     | Matrix-outline display |                     |
|      | 0    | 1   | Character display                          |                     | Border display         |                     |
| '    | 1    | 1 0 Border display 1 1 Matrix-outline display |  | All blanking size   | Matrix-outline display | All blanking size   |
|      | 1    |   |  |                     | Character display      |                     |




Fig. 4 Display form



## (2) Shadow display

When border display mode, if set SYAD (address 12316) = "0" to "1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG and BB of display RAM or by register FR, FG and FB.




Fig.5 Shadow display

## **CHARACTER FONT**

Images are composed on a 12 X 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF16 is fixed as a blank without background. Therefore, cannot register a character font in this code.




Fig.6 Example of border display



## **DATA INPUT EXAMPLE**

Data of display RAM and display control registers can be set by the 24-bit serial input function or the  $I^2C$ -BUS serial input function. Example of data setting is shown in Figure 7 (at EXCK0 = "1", EXCK1 = "0" setting).

Example of the M35074-XXXSP Data input setting (at EXCK0 ="1", EXCK1 ="0")

| Lxample | OI t                     | HC                     | IVIO            | 307  | 4-7        | \///   | .01                  | Da                     | ııa                    | пр                            | JI S        | CIII                   | ny                        | (ai   | LXCK              | <i>y</i> –        | ٠,              | LAC        |
|---------|--------------------------|------------------------|-----------------|--|------------|--|----------------------|------------------------|------------------------|-------------------------------|-------------|------------------------|---------------------------|-------|-------------------|-------------------|-----------------|------------|
|         |                          |                        |                 |  |            | g.   |                      |                        |                        |                               |             | ı .                    |                           | I     |                   |                   |                 |            |
|         | Remarks                  | System set up (Note 3) | Address setting | Frequency value setting<br>Frequency range setting | Output set | Horizontal display location setting<br>Vertical display location setting | Display form setting | Character size setting | Character size setting | Color, character size setting | Display OFF | Be stable/Waiting time | Address setting           |       | Character setting |                   | Address setting | Display ON |
|         | DAO                      |                        | 0               | DIVO   | PTC0       | НРО  | 0                    | LIN2                   | V1SZ0                  | RC0                           | 0           |                        | 0                         | CO    |                   | 8                 | 1               | 0          |
|         | DA1                      |                        | 0               | DIV1   | PTC1       | HP1  | 0                    | CIN3                   | V1SZ1                  | RC1                           | 0           |                        | 0                         | C1    |                   | 5                 | 1               | 0          |
|         | DA2                      |                        | 0               | DIV2   | PTC2       | HP2  | 0                    | LIN4                   | VSZ1L0                 | RC2                           | POLV        |                        | 0                         | C2    |                   | C5                | 1               | POLV       |
|         | DA3                      |                        | 0               | DIV3   | PTC3       | HP3  | 0                    | SI I                   | VSZ1L1                 | RC3                           | РОГН        |                        | 0                         | ဌ     | ode               | 8                 | 0               | РОГН       |
|         | DA4                      |                        | 0               | DIV4   | PTC4       | HP4  | 0                    | PINE                   | VSZ1H0                 | RC4                           | 0           |                        | 0                         | C4    | Character code    | 2                 | 0               | 0          |
|         | DA5                      |                        | -               | DIV5   | PTC5       | HP5  | 0                    | LIN7                   | VSZ1H1                 | RC5                           | 0           |                        | 0                         | CS    | Char              | CS                | 1               | 0          |
|         | DA6                      |                        | 0               | DIV6   | PTC6       | НР6  | 0                    | RIIN8                  | 0                      | RC6                           | 0           |                        | 0                         | Ce    |                   | 93                | 0               | 0          |
|         | DA7                      |                        | 0               | DIV7   | PTC7       | HP7  | 0                    | 6NII                   | 0                      | 0                             | 0           |                        | 0                         | C7    |                   | C7                | 0               | 0          |
|         | DA8                      |                        | -               | DIV8   | PTD0       | HP8  | 0                    | LIN10                  | V18SZ0                 | FC0                           | 0           |                        | 0                         | C8    |                   | 8                 | 1               | 0          |
|         | DA9                      |                        | 0               | DIV9   | PTD1       | НР9  | 0                    | LIN11                  | V18SZ1                 | FC1                           | 0           |                        | 0                         | CO    |                   | 00                | 0               | 0          |
|         | DAA                      | ٦                      | 0               | DIV10  | PTD2       | HP10   | 0                    | LIN12                  | VSZ2L1 VSZ2L0 V18SZ1   | FC2                           | 0           | P                      | 0                         | C1    |                   | C1                | 0               | 1          |
|         | DAB                      | ec holo                | 0               | DIV11  | PTD3       | HP11   | 0                    | LIN13                  |                        | FC3                           | 0           | sec ho                 | 0                         | C2    | . color           | C2                | 0               | 0          |
|         | DAC                      | 200 m sec hold         | 0               | DIVS0  | PTD4       | VP0  | BCOL                 | LIN14                  | VSZ2H0                 | FC4                           | 0           | 200 m sec hold         | 0                         | ငဒ    | Character color   | ខ                 | 0               | 0          |
|         | DAD                      | 5                      | 0               | DIVS1  | PTD5       | VP1  | 1                    | LIN15                  | VSZ2H1                 | FC5                           | 0           |                        | 0                         | C4    | S<br>S            | 25                | 0               | 0          |
|         | DAE                      |                        | 0               | DIVS2  | PTD6       | VP2  | -                    | LIN16                  | 0                      | FC6                           | 0           |                        | 0                         | C5    |                   | CS                | 0               | 0          |
|         | DAF                      |                        | 0               | 0  | PTD7       | VP3  | 0                    | LIN17                  | 0                      | 0                             | 0           |                        | 0                         | 90    |                   | 90                | 0               | 0          |
|         | DA14 DA13 DA12 DA11 DA10 |                        | 0               | RSEL0  | 0          | VP4  | 0                    | 0                      | HSZ10                  | 0                             | 0           |                        | 0                         | BC0   |                   | BC0               | 0               | 0          |
|         | DA11                     |                        | 0               | RSEL1  | 0          | VP5  | 0                    | 0                      | HSZ11                  | 0                             | 0           |                        | 0                         | BC1   |                   | BC1               | 0               | 0          |
|         | DA12                     |                        | 0               | 1  | 0          | NP6  | 0                    | 0                      | HSZ20                  | 0                             | 0           |                        | 0                         | BC2   | pui               | BC2               | 0               | 0          |
|         | DA13                     |                        | 0               | 0  | 0          | VP7  | BEAT14               | 0                      | HSZ21                  | 0                             | 0           |                        | 0                         | BC3   | Background        | BC3               | 0               | 0          |
|         | DA14                     |                        | 0               | 0  | 0          | VP8  | SYAD                 | 0                      | 0                      | 0                             | 0           |                        | 0                         | BC4   | Ba                | BC4               | 0               | 0          |
|         | DA15                     |                        | 0               | 0  | 0          | VP9  | 0                    | 0                      | 0                      | 0                             | 0           |                        | 0                         | BC5   |                   | BC5               | 0               | 0          |
|         | DA17 DA16                |                        | 0               | 0  | 0          | VP10   | 0                    | 0                      | 0                      | 0                             | 0           |                        | 0                         | BC6   |                   | BC6               | 0               | 0          |
|         | DA17                     |                        | 0               | 0  | 0          | 0  | 0                    | 0                      | 0                      | 0                             | 0           |                        | 0                         | 0     |                   | 0                 | 0               | 0          |
|         | ,/data                   |                        | 12016           | 12016  | 12116      | 12216  | 12316                | 12416                  | 12516                  | 12616                         | 12716       |                        | 00016                     | 00016 |                   | 11F <sub>16</sub> | 12716           | 12716      |
|         | Address/data             |                        | Address 12016   | data   | data       | data   | data                 | data                   | data                   | data                          | data        |                        | Address 000 <sub>16</sub> | data  |                   | data              | Address         | data       |

Notes 1: Input a horizontal synchronous signal into the HOR pin and a vertical synchronous signal into the VERT pin.

- 2: Matrix-outline display in this data.
- 3: Secure the waiting time of 200ms after releasing  $\overline{AC}$ , and set data from setting the display frequency (setting of the register).
- 4: Set data to Display RAM at internal clock (display clock) is stabilized.

Fig. 7 Example of data setting






Fig.8 Example of the M35074-XXXSP peripheral circuit (External clock mode 1. At EXCK1 = "0", EXCK0 = "0")




Fig.9 Example of the M35074-XXXSP peripheral circuit (Internal clock mode. At EXCK1 = "0", EXCK0 = "1")






Fig.10 Example of the M35074-XXXSP peripheral circuit (External clock mode2. At EXCK1 = "1", EXCK0 = "1")

## **DATA INPUT 1**

- (1) SERIAL DATA INPUT TIMING
  - (a) Serial data should be input with the LSB first.
  - (b) The address consists of 24 bits.
  - (c) The data consists of 24 bits.
  - (d) The 24 bits in the SCK after the  $\overline{\text{CS}}$  signal has fallen are the address, and for succeeding input data, the address is incremented every 24 bits. Therefore, it is not necessary to input the address from the second data.




Fig.11 Serial input timing



## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# (2) TIMING REQUIREMENTS Data input

| Symbol   | Parameter           |      | Limits |      | Unit | Remarks       |  |
|----------|---------------------|------|--------|------|------|---------------|--|
| Cymbol   | 1 drameter          | Min. | Тур.   | Max. | 5    | Remarks       |  |
| tw(SCK)  | SCK width           | 200  | _      |      | ns   |               |  |
| tsu(CS)  | CS setup time       | 200  | _      |      | ns   |               |  |
| th(CS)   | CS hold time        | 2    | _      | 1    | μs   | Soo Figure 12 |  |
| tsu(SIN) | SIN setup time      | 200  | _      | _    | ns   | See Figure 12 |  |
| th(SIN)  | SIN hold time       | 200  | _      | _    | ns   |               |  |
| tword    | 1 word writing time | 14   | _      | _    | μs   |               |  |




Fig. 12 Serial input timing requirements

## **DATA INPUT 2**

(1)  $I^2C$ -Bus communication function (At only VDD = 5V)

This IC has a built-in data transmission interface which utilizes 2 unidirectional buses. In communications, this IC functions as a slave reception device.

The IC is synchronized with the serial clock (SCL) sent from the master device and receives the data (SDA).

Communications are controlled from the start/stop states.

Also, always in put the control byte after attaining the start state.

The below chart shows the start/stop state and control byte configuration.




Fig.13 Start state / Stop state




Fig.14 Control byte configuration



- (2) Data input (Sequence)
  - (a) Addresses are consists of 16 bits.
  - (b) Data is consists of 24 bits.
  - (c) Addresses and data are communicated in 8-bit units. Input the lower 8 bits before the upper 8 bits. Make input from the MSB side.
  - (d) After the start state has been attained and the control byte (7CH) received, the next 16 bits (2 bytes) are for inputting the address. Addresses are increased in increments for every 24 bits (3 bytes) of data input thereafter. As a result, it is not necessary to input the address from the second data.

Note:During external synchronous, do not stop the external clock input from the TCK pin while inputting data.




Fig.15 Data input sequence

## (3) TIMING REQUIREMENTS

Data input

|           |   |      | Lir  | nits               |         |      |  |  |
|-----------|---|------|------|--------------------|---------|------|--|--|
| Symbol    | Parameter                                     | Тур. | mode | High-spe           | ed mode | Unit | Remarks  |  |
|           |   | Min. | Max. | Min.               | Max.    |      |  |  |
| fclk      | Clock frequency                               | 0    | 100  | 0                  | 400     | KHz  |  |  |
| tHIGH     | HIGH period of Clock                          | 4000 | _    | 600                | -       | ns   |  |  |
| tLOW      | LOW period of Clock                           | 4700 | _    | 1300               | _       | ns   |  |  |
| tR        | SDA & SCL rise time                           | _    | 1000 | 20+(Note)<br>0.1CB | 300     | ns   |  |  |
| tF        | SDA & SCL fall time                           | _    | 300  | 20+(Note)<br>0.1CB | 300     | ns   |  |  |
| tHD: STA  | Hold time at START status                     | 4000 | _    | 600                | _       | ns   |  |  |
| tsu : STA | Set up time at START status                   | 4700 | _    | 600                | -       | ns   | Only at START state repeating generation                   |  |
| thd : DAT | Data input hold time                          | 0    | _    | 0                  | -       | ns   |  |  |
| tsu : DAT | Data input setup time                         | 250  | _    | 100                | _       | ns   |  |  |
| tsu : STO | Set up time at STOP state                     | 4000 | _    | 600                | ı       | ns   |  |  |
| tBUF      | Bus release time                              | 4700 | _    | 1300               | _       | ns   | Time must be re-<br>leased bus before<br>next transmission |  |
| tsp       | Input filter / spike suppress (SDA & SCL pin) | N/A  | N/A  | 0                  | 50      | ns   |  |  |

Note: CB = total capacitance of 1 bus line.




Fig.16 Data input timing



## **ABSOLUTE MAXIMUM RATINGS** (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

| Symbol | Parameter             | Conditions           | Ratings                  | Unit |
|--------|-----------------------|----------------------|--------------------------|------|
| VDD    | Supply voltage        | With respect to Vss. | -0.3 to +6.0             | V    |
| Vı     | Input voltage         |                      | Vss -0.3 ≤ Vı ≤ VDD +0.3 | V    |
| Vo     | Output voltage        |                      | Vss≤Vo≤Vdd               | V    |
| Pd     | Power dissipation     | Ta = +25 °C          | +300                     | mW   |
| Topr   | Operating temperature |                      | -20 to +85               | °C   |
| Tstg   | Storage temperature   |                      | -40 to +125              | °C   |

## RECOMMENDED OPERATING CONDITIONS (VDD = 5.00V, Ta = -20 to +85°C, unless otherwise noted)

|           |                                    | _   |                   |           |           |                  |      |  |
|-----------|------------------------------------|---|-------------------|-----------|-----------|------------------|------|--|
| Symbol    |                                    | Parameter                                     |                   | Min.      | Тур.      | Max.             | Unit |  |
| VDD       | Supply voltage                     | 5V  |                   | 4.75      | 5.00      | 5.25             | V    |  |
| VDD       | Supply voltage                     | 3.3V  | 3.00              | 3.30      | 3.60      | V                |      |  |
| VIH       | W. W. Laure I. Carrott and Italian | $\overline{AC}$ , $\overline{CS}$ , HOR, VERT |                   | 0.8 X VDD | Vdd       | VDD              | V    |  |
| VIH       | "H" level input voltage            | SCK/SCL, SIN/SDA                              | 0.7 X VDD         | VDD       | VDD       | V                |      |  |
| VIL       |                                    | AC, CS, HOR, VERT                             | 0                 | 0         | 0.2 X VDD | V                |      |  |
| VIL       | "L" level input voltage            | SCK/SCL, SIN/SDA                              |                   | 0         | 0         | 0.3 <b>X</b> VDD | V    |  |
|           | On sillation for successive        | External alask made 1                         | VDD=4.75 to 5.25V | 6.3       | _         | 80.0             | MHz  |  |
| Fosc      | Oscillating frequency              | External clock mode 1                         | VDD=3.00 to 3.60V | 6.3       | _         | 40.0             | MHz  |  |
| FOSC      | for display                        | External clock mode 2                         | VDD=4.75 to 5.25V | 20.0      | _         | 120.0            | MHz  |  |
|           |                                    | Internal clock mode                           | VDD=4.75 to 5.25V | 20.0      | _         | 120.0            | MHz  |  |
| H.sync    |                                    | and an all largest for account.               | VDD=4.75 to 5.25V |           | -         | 130.0            | kHz  |  |
| i i.syiic | Horizontal synchronous             | s signal input frequeney                      | VDD=3.00 to 3.60V | 15.0      | _         | 60.0             | kHz  |  |

## **ELECTRICAL CHARACTERISTICS 1 VDD = 5V** (VDD = 5.00V, Ta = 25°C, unless otherwise noted)

| Symbol | Para   | meter            | Test conditions            |           |      | Unit      |       |
|--------|--|------------------|----------------------------|-----------|------|-----------|-------|
| Cymbol | i aiai   | meter            | 1000 00110110110           |           | Тур. | Max.      | Offic |
| VDD    | Supply voltage                                       |                  | Ta = -20 to +85°C          | 4.75      | 5.0  | 5.25      | V     |
| IDD    | Supply current                                       |                  | VDD = 5.00V                | _         | 40   | 60        | mA    |
| Voн    | WE IN Law at a set of contract of                    | P0 to P7 (Note1) | VDD = 4.75V, IOH = -0.4mA  | 2.5       | _    |           | V     |
| VOH    | "H" level output voltage                             | CPOUT            | VDD = 4.75V, IOH = -0.05mA | 3.5       |      |           | V     |
| VOL    | W. W. Lance L. and Const. on Manager                 | P0 to P7 (Note2) | VDD = 4.75V, IOL = 0.4mA   |           |      |           |       |
| VOL    | "L" level output voltage                             | CPOUT            | VDD = 4.75V, IOL = 0.05mA  | _         | _    | 0.4       | V     |
|        |  | SIN/SDA          | VDD = 4.75V, IOL = 3.0mA   |           |      |           |       |
| Rı     | Pull-up resistance $\overline{AC}$ , $\overline{CS}$ |                  | VDD = 5.00V                | 10        | 30   | 100       | kΩ    |
| VTCK   | External clock input width                           | h                | 4.75V ≤ VDD ≤ 5.25V        | 0.6 X VDD | _    | 0.9 X VDD | V     |

Notes 1: The current from the IC must not exceed -0.4 mA/port at any of the port pins (P0 to P7).



<sup>2:</sup> The current flowing into the IC must not exceed 0.4 mA/port at any of port pins (P0 to P7).

## SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## ELECTRICAL CHARACTERISTICS 2 VDD = 3.3V (VDD = 3.30V, Ta = 25°C, unless otherwise noted)

| Symbol   | Parameter                                 | Test conditions           |           | Unit |      |     |
|----------|---|---------------------------|-----------|------|------|-----|
| Cyrribor | T didinotor                               | rest conditions           | Min.      | Тур. | Max. | Orm |
| VDD      | Supply voltage                            | Ta = -20 to +85°C         | 3.00      | 3.30 | 3.60 | V   |
| IDD      | Supply current                            | VDD = 3.30V               | _         | 20   | 30   | mA  |
| Vон      | "H" level output voltage P0 to P7 (Note1) | VDD = 3.00V, IOH = -0.1mA | 2.60      | _    | _    | V   |
| Vol      | "L" level output voltage P0 to P7 (Note2) | VDD = 3.00V, IOL = 0.1mA  | _         | _    | 0.4  | V   |
| Rı       | Pull-up resistance AC, CS                 | VDD = 3.30V               | 30        | _    | 150  | kΩ  |
| Vтск     | External clock input width                | 3.00V ≤ VDD ≤ 3.60V       | 0.9 X VDD | _    | VDD  | V   |

Notes 1: The current from the IC must not exceed – 0.1 mA/port at any of the port pins (P0 to P7).



<sup>2:</sup> The current flowing into the IC must not exceed 0.1 mA/port at any of port pins (P0 to P7).

## **NOTE FOR SUPPLYING POWER**

(1) Timing of power supplying to  $\overline{AC}$  pin

The internal circuit of M35074-XXXSP is reset when the level of the auto clear input pin  $\overline{AC}$  is "L". This pin in hysteresis input with the pull-up resistor.

The timing about power supplying of  $\overline{AC}$  pin is shown in Figure 15.

After supplying the power (VDD and Vss) to M35074-XXXSP and the supply voltage becomes more than 0.8 X VDD, it needs to keep VIL time; tw of the  $\overline{AC}$  pin for more than 1ms. Start inputting from microcomputer after  $\overline{AC}$  pin supply voltage becomes more than 0.8 X VDD and keeping 200ms wait time.

(2) Timing of power supplying to VDD1 and VDD2.

Supply power to VDD1 and VDD2 at the same time.




Fig.17 Timing of power supplying to  $\overline{\text{AC}}$  pin

## PRECAUTION FOR USE

Notes on noise and latch-up

5ns and input to HOR pin.

In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1 \mu F$ ) directly between the VDD1 pin and VSS1 pin, and the VDD2 pin and VSS2 pin using a heavy wire.

Note for waveform timing of the horizontal signals to the HOR pin

Set horizontal synchronous signal edge\* waveform timing to under


Set only the side which set by  $B/\overline{F}$  register waveform timing under 5ns and input to HOR pin.

\*: Set front porch edge or back porch edge by  $B/\overline{F}$  register (address 12716) .

# DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35074-XXXSP mask ROM order confirmation form
- (2) 20P4B mark specification form
- (3) ROM data: EPROMs or floppy disks
  - \*In the case of EPROMs, thres sets of EPROMs are required per pattern.
  - \*In the case of floppy disks, 3.5-inch 2HD disk (1BM format) is required per pattern.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

## STANDARD ROM TYPE: M35074-002SP

M35074-002SP is a standard ROM type of M35074-XXXSP. The character patterns are fixed to the contents of Figure 18 to 25.






Fig.18 M35074-002SP character patterns (1)




Fig.19 M35074-002SP character patterns (2)






Fig.20 M35074-002SP character patterns (3)






Fig.21 M35074-002SP character patterns (4)






Fig.22 M35074-002SP character patterns (5)




Fig.23 M35074-002SP character patterns (6)






Fig.24 M35074-002SP character patterns (7)





Fig.25 M35074-002SP character patterns (8)



## **PACKAGE OUTLINE**



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

# Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application example: contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes including the Mitsubishi Semiconductor home page (http://www.mitsubishicips.com).

  When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information and products. Mitsubishi Electric Corporation assumes no responsibility of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information and products. Mitsubishi Electric Corpor

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  Please contact Mitsubish Electric Corporation or an authorized Mitsubish Semiconductor product distributor for further details on these materials or the products contained therein.



# **REVISION DESCRIPTION LIST**

| Rev.<br>No. | Revision Description   | Rev.<br>date |
|-------------|--|--------------|
| 1.0         | First Edition  | 0111         |
| 1.1         | 2nd Edition  p10  BEFORE    BLK0   BLK1   DSPn="0"   DSPn="1"  | 0202         |
| 1.2         | 3nd Edition  p1 FEATURES Data input By 16-bit → By 24-bit  p2 PIN DESCRIPTION CS, SCK/SCL, SIN/SDA Function <at 16-bit=""> → <at 24-bit="">  p14 (8) Address 12716 B Remarks "Refer to REGISTER" → Deletion  p21 DATA INPUT EXAMPLE "the 24-bit serial input function or" → Insertion  p24 DATA INPUT 1 (d) "16 bits" → "24 bits", Fig.11 (16 bits) → (24 bits)  SERIAL DATA INPUT TIMING (d) "16 bits" → "24 bits"  p25 Table Data input tword Limits "10" → "14",  Fig.12 SCK "12,13,14,15,16" → "20,21,22,23,24"  p27 (2) Data input (Sequence) (d) "16 bits" → "24 bits"</at></at> | 0204         |