

# **High Performance, Low Power HDMI/DVI Transmitter**

**AD9387NK** 

## **FEATURES**

#### General

Low power HDMI/DVI transmitter ideal for portable applications

Compatible with HDMI v.1.3, DVI v.1.0, and HDCP 1.3 Single 1.8 V power supply

Video/audio inputs accept logic levels from 1.8 V to 3.3 V Digital video

80 MHz operation supports all HDTV resolutions from 480i to 1080i

Programmable 2-way color space converter

Supports RGB, YCbCr, and DDR

Supports ITU656-based embedded syncs

Automatic input video format timing detection (CEA-861D) **Digital audio** 

Supports standard S/PDIF for stereo LPCM or compressed audio up to 192 kHz

8-channel, uncompressed LPCM I2S audio up to 192 kHz Special features for easy system design

On-chip MPU with I<sup>2</sup>C master to perform HDCP operations and EDID reading operations

5 V tolerant I<sup>2</sup>C and HPD I/Os, no extra device needed No audio master clock needed for supporting S/PDIF

On-chip MPU reports HDMI events through interrupts and registers

## **APPLICATIONS**

Digital video cameras **Digital still cameras** Personal media players **Cellular handsets DVD** players and recorders **Digital set-top boxes** A/V receivers **HDMI** repeater/splitter

## **GENERAL DESCRIPTION**

The AD9387NK is an 80 MHz, high definition multimedia interface (HDMI<sup>™</sup>) v.1.3 transmitter. It supports HDTV formats up to 720p and 1080i and computer graphic resolutions up to XGA ( $1024 \times 768 @ 75 \text{ Hz}$ ). With the inclusion of HDCP, the AD9387NK allows the secure transmission of protected content, as specified by the HDCP 1.3 protocol.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The AD9387NK supports both S/PDIF and 8-channel I<sup>2</sup>S audio. Its high fidelity, 8-channel I<sup>2</sup>S can transmit either stereo or 7.1 surround audio at 192 kHz. The S/PDIF can carry stereo linear pulse-code modulation (LPCM) audio or compressed audio, including Dolby® Digital and DTS®.

The AD9387NK helps reduce system design complexity and cost by incorporating such features as an internal microprocessor for high-bandwidth digital content protection (HDCP) operations, an I<sup>2</sup>C\* master for extended display identification data (EDID) reading, a single 1.8 V power supply, and 5 V tolerance on the I<sup>2</sup>C and hot plug detect pins. For additional information and resources, see the Applications Information section.

Fabricated in an advanced CMOS process, the AD9387NK is available in a space saving, 76-ball CSP\_BGA. The package is RoHS compliant and is specified from -25°C to +90°C operation.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no  $responsibility is assumed by Analog \, Devices \, for \, its \, use, \, nor \, for \, any \, infringements \, of \, patents \, or \, other \, infringements \, or \, other \, i$ rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

# **TABLE OF CONTENTS**

1
1
1
1
2
3
4

Explanation of Test Levels	4
ESD Caution	4
Applications Information	5
Design Resources	5
Document Conventions	5
Outline Dimensions	6
Ordering Guide	6

## **REVISION HISTORY**

10/07—Revision 0: Initial Version

# **SPECIFICATIONS**

Table 1. AD9387NKBBCZ-80/AD9387NKBBCZRL-80

Parameter	Conditions	Temp	Test Level <sup>1</sup>	Min	Тур	Max	Unit
DIGITAL INPUTS							
Input Voltage, High (V <sub>IH</sub> )		Full	VI	1.4		3.5	V
Input Voltage, Low (V <sub>I</sub> L)		Full	VI	-0.3		+0.7	V
Input Capacitance		25°C	VIII			3	pF
THERMAL CHARACTERISTICS							
Thermal Resistance							
Junction-to-Case BGA ( $\theta_{JC}$ )			V		15.2		°C/W
Junction-to-Ambient ( $\theta_{JA}$ )			V		59		°C/W
Ambient Temperature		Full	V	-25	+25	+90	°C
DC SPECIFICATIONS							
Input Leakage Current (I⊥)		Full	VI	-10		+10	μΑ
AC SPECIFICATIONS							
CLK Frequency		Full	IV	13.5		80	MHz
TMDS Output CLK Duty Cycle		Full	IV	48		52	%
Input Data Setup Time		Full	IV	1			ns
Input Data Hold Time		Full	IV	0.7			ns
TMDS Differential Swing			VI	900	1000	1100	mV
VSYNC and HSYNC Delay from DE Falling Edge			IV		1		UI <sup>2</sup>
VSYNC and HSYNC Delay to DE Rising Edge			IV		1		UI <sup>2</sup>
Differential Output Swing							
Low-to-High Transition Time		25°C	VII	75	175		ps
High-to-Low Transition Time		25°C	VII	75	175		ps
AUDIO AC TIMING							
Sample Rate	I <sup>2</sup> S and S/PDIF	Full	IV	32		192	kHz
I <sup>2</sup> S Cycle Time		25°C	IV			1	UI <sup>2</sup>
I <sup>2</sup> S Setup Time		25°C	IV	2			ns
I <sup>2</sup> S Hold Time		25°C	IV	2			ns

 $<sup>^{\</sup>rm 1}$  See the Explanation of Test Levels section.  $^{\rm 2}$  UI = unit interval.

## **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Parameter	Rating
Digital Inputs	−0.3 V to +5 V
Digital Output Current	20 mA
Operating Temperature Range	-40°C to +100°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **EXPLANATION OF TEST LEVELS**

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.
- VII. Limits defined by HDMI specification; guaranteed by design and characterization testing.
- VIII. Guaranteed by design.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# APPLICATIONS INFORMATION DESIGN RESOURCES

The following resources, as well as evaluation kits, reference design schematics, and other support documentation, are available after signing an NDA available from flatpanel\_apps@analog.com. Users can access a programming guide, a hardware user guide, a software driver user guide, and software driver source code after signing an NDA.

Other references include the following:

*EIA/CEA-861*, a technical specifications document, describes audio and video InfoFrames, as well as the E-EDID structure for HDMI. It is available from the Consumer Electronics Association (CEA).

*HDMI v.1.3*, a defining document for HDMI v.1.3, and the *HDMI Compliance Test Specification* v.1.3 are available from HDMI Licensing, LLC.

*HDCP Specification v.1.3*, the defining technical specifications document for the HDCP v.1.3, is available from Digital Content Protection, LLC.

## **DOCUMENT CONVENTIONS**

In this data sheet, data is represented using the conventions described in Table 3.

**Table 3. Document Conventions** 

Data Type	Format
0xNN	Hexadecimal (Base 16) numbers are represented using the C language notation, preceded by 0x.
0bNN	Binary (Base 2) numbers are represented using the C language notation, preceded by 0b.
NN	Decimal (Base 10) numbers are represented using no additional prefixes or suffixes.
Bit	Bits are numbered in little endian format; that is, the least significant bit of a byte or word is referred to as Bit 0.

## **OUTLINE DIMENSIONS**




Figure 2. 76-Ball Chip Scale Package Ball Grid Array [CSP\_BGA] 6 mm × 6 mm × 1.4 mm (BC-76-1) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD9387NKBBCZ-80 <sup>1</sup>	−25°C to +90°C	76-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-76-1
AD9387NKBBCZRL-80 <sup>1</sup>	−25°C to +90°C	76-Ball Chip Scale Package Ball Grid Array [CSP_BGA]	BC-76-1
AD9387NK/PCBZ <sup>1</sup>		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES** 

AD9387NK		

# **NOTES**

Purchase of licensed  $l^2C$  components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips  $l^2C$  Patent Rights to use these components in an  $l^2C$  system, provided that the system conforms to the  $l^2C$  Standard Specification as defined by Philips.

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D06880-0-10/07(0)



www.analog.com