



## 3 BAND DIGITAL CONTROLLED AUDIO PROCESSOR


- ONE STEREO INPUT
- ONE STEREO OUTPUT
- TWO INDEPENDENT VOLUME CONTROL IN 1.0dB STEPS
- TREBLE, MIDDLE AND BASS CONTROL IN 1.0dB STEPS
- ALL FUNCTIONS PROGRAMMABLE VIA SERIAL I<sup>2</sup>C BUS

### DESCRIPTION

The TDA7319 is a volume and tone (bass, middle and treble) processor for quality audio application in car radio and Hi-Fi system.


Control is accomplished by serial I<sup>2</sup>C bus micro-processor interface.

The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.



Thanks to the used BIPOLAR/MOS Technology, Low Distortion, Low Noise and Low Dc stepping are obtained.


### BLOCK DIAGRAM AND APPLICATION CIRCUIT



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>S</sub>	Operating Supply Voltage	10.5	V
T <sub>amb</sub>	Operating Ambient Temperature	-40 to 85	°C
T <sub>stg</sub>	Storage Temperature Range	-55 to 150	°C

**PIN CONNECTION**



**THERMAL DATA**

Symbol	Parameter	DIP20	SO20	Unit
R <sub>th j-amb</sub>	Thermal Resistance Junction-pins	150	150	°C/W

**QUICK REFERENCE DATA**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>S</sub>	Supply Voltage	6	9	10.5	V
V <sub>CL</sub>	Max. input signal handling	2			V <sub>rms</sub>
THD	Total Harmonic Distortion V = 1V <sub>rms</sub> f = 1KHz		0.01	0.08	%
S/N	Signal to Noise Ratio		106		dB
S <sub>C</sub>	Channel Separation f = 1KHz		100		dB
	1st and 2nd Volume Control 1dB step	-47		0	dB
	Bass, Middle and Treble Control 1dB step	-14		+14	dB
	Mute Attenuation		100		dB

**ELECTRICAL CHARACTERISTICS** ( $V_S = 9V$ ;  $R_L = 10K\Omega$ ;  $f = 1KHz$ ; all control = flat ( $G = 0$ );  $T_{amb} = 25^\circ C$  Refer to the test circuit, unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
<b>INPUT</b>						
$R_{in}$	Input Resistance		35	50	65	$K\Omega$
<b>1st VOLUME CONTROL</b>						
$C_{RANGE}$	Control Range		45	47	49	dB
$A_{VMAX}$	Maximum Attenuation		45	47	49	dB
$A_{step}$	Step Resolution		0.5	1.0	1.5	dB
$E_A$	Attenuation Set Error	$G = 0$ to $-24dB$	-1.0		1.0	dB
		$G = -24$ to $-47dB$	-1.5		1.5	dB
$E_t$	Tracking Error	$G = 0$ to $-24dB$			1	dB
		$G = 24$ to $-47dB$			2	dB
$A_{mute}$	Mute Attenuation		80	100		dB
$V_{DC}$	DC Steps	Adiacent Attenuation Steps		0	3	mV
		From $0dB$ to $A_{VMAX}$		0.5	5	mV
<b>2nd VOLUME CONTROL</b>						
$C_{RANGE}$	Control Range		45	47	49	dB
$A_{VMAX}$	Maximum Attenuation		45	47	49	dB
$A_{step}$	Step Resolution		0.5	1.0	1.5	dB
$E_A$	Attenuation Set Error	$G = 0$ to $-24dB$	-1.0		1.0	dB
		$G = -24$ to $-47dB$	-1.5		1.5	dB
$E_t$	Tracking Error	$G = 0$ to $-24dB$			1	dB
		$G = 24$ to $-47dB$			2	dB
$A_{MUTE}$	Mute Attenuation		80	100		dB
$V_{DC}$	DC Steps	Adiacent Attenuation Steps		0	3	mV
		From $0dB$ to $A_{VMAX}$		0.5	5	mV
<b>BASS</b>						
$R_b$	Internal Feedback Resistance		32	44	56	$K\Omega$
$C_{RANGE}$	Control Range		$\pm 11.5$	$\pm 14$	$\pm 16$	dB
$A_{step}$	Step Resolution		0.5	1	1.5	dB
<b>MIDDLE</b>						
$R_b$	Internal Feedback Resistance		18	25	32	$K\Omega$
$C_{RANGE}$	Control Range		$\pm 11.5$	$\pm 14$	$\pm 16$	dB
$A_{step}$	Step Resolution		0.5	1	1.5	dB
<b>TREBLE</b>						
$C_{RANGE}$	Control Range		$\pm 13$	$\pm 14$	$\pm 15$	dB
$A_{step}$	Step Resolution		0.5	1	1.5	dB
<b>SUPPLY</b>						
$V_S$	Supply Voltage (note1)		6	9	10.5	V
$I_S$	Supply Current		4	7	10	mA
SVR	Ripple Rejection		60	90		dB
<b>AUDIO OUTPUT</b>						
$V_{clip}$	Clipping Level	$d = 0.3\%$	2	2.6		V <sub>rms</sub>
$R_{OI}$	Output Load Resistance		2			$K\Omega$
$R_O$	Output Impedance		100	180	300	$\Omega$
$V_{DC}$	DC Voltage Level			3.8		V

**ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
<b>GENERAL</b>						
e <sub>NO</sub>	Output Noise	All Gains 0dB (B = 20 to 20kHz flat)		5	15	μV
E <sub>t</sub>	Total Tracking Error	A <sub>v</sub> = 0 to -24dB		0	1	dB
		A <sub>v</sub> = -24 to -47dB		0	2	dB
S/N	Signal to Noise Ratio	All Gains = 0dB; V <sub>O</sub> = 1V <sub>rms</sub>		106		dB
S <sub>C</sub>	Channel Separation		80	100		dB
d	Distortion	A <sub>v</sub> = 0; V <sub>in</sub> = 1V <sub>rms</sub>		0.01	0.08	%
<b>BUS INPUTS</b>						
V <sub>il</sub>	Input Low Voltage				1	V
V <sub>ih</sub>	Input High Voltage		3			V
I <sub>in</sub>	Input Current	V <sub>in</sub> = 0.4V	-5		5	μA
V <sub>O</sub>	Output Voltage SDA Acknowledge	I <sub>O</sub> = 1.6mA		0.4	0.8	V

Note 1: the device is functionally good at V<sub>s</sub> = 5V. A step down, on V<sub>s</sub>, to 4V doesn't reset the device.

**APPLICATION SUGGESTIONS**

The first and the last stages are volume control blocks. The control range is 0 to -47dB (mute) with a 1dB step.  
 The very high resolution allows the implementation of systems free from any noisy acoustical effect.  
 The TDA7319 audioprocessor provides 3 bands tones control.

**Bass, Middle Stages**

The Bass and the middle cells have the same structure.  
 The Bass cell has an internal resistor R<sub>i</sub> = 44KΩ typical.  
 The Middle cell has an internal resistor R<sub>i</sub> = 25KΩ typical.  
 Several filter types can be implemented, connecting external components to the Bass/Middle IN and OUT pins.

The fig.1 refers to basic T Type Bandpass Filter starting from the filter component values (R<sub>1</sub> internal and R<sub>2</sub>,C<sub>1</sub>,C<sub>2</sub> external) the centre frequency F<sub>c</sub>, the gain A<sub>v</sub> at max. boost and the filter Q factor are computed as follows:

$$F_c = \frac{1}{2 \cdot \pi \cdot \sqrt{R_i \cdot R_2 \cdot C_1 \cdot C_2}}$$

$$A_v = \frac{R_2 \cdot C_2 + R_2 \cdot C_1 + R_i \cdot C_1}{R_2 \cdot C_1 + R_2 \cdot C_2}$$


$$Q = \frac{\sqrt{R_i \cdot R_2 + C_1 \cdot C_2}}{R_2 \cdot C_1 + R_2 \cdot C_2}$$

Viceversa, once F<sub>c</sub>, A<sub>v</sub>, and R<sub>i</sub> internal value are fixed, the external components values will be:

$$C_1 = \frac{A_v - 1}{2 \cdot \pi \cdot R_i \cdot Q} \quad C_2 = \frac{Q^2 \cdot C_1}{A_v - 1 \cdot Q^2}$$

$$R_2 = \frac{A_v - 1 - Q^2}{2 \cdot \pi \cdot C_1 \cdot F_c \cdot (A_v - 1) \cdot Q}$$

Figure 1.



**Treble Stage**


The treble stage is a high pass filter whose time constant is fixed by an internal resistor (25KΩ typical) and an external capacitor connected between treble pins and ground  
 Typical responses are reported in Figg. 10 to 13.

**CREF**


The suggested 10μF reference capacitor (CREF) value can be reduced to 4.7μF if the application requires faster power ON.




**Figure 2: Noise vs. volume setting**




**Figure 3: SVRR vs. frequency**




**Figure 4: THD vs. frequency**



**Figure 5: THD vs. R<sub>LOAD</sub>**



**Figure 6: Channel separation vs. frequency**



**Figure 7: Output clip level vs. Supply voltage**




Figure 8: Quiescent current vs. supply voltage




Figure 9: Quiescent current vs. temperature




Figure 10: Bass response




Figure 11: Middle response




Figure 12: Treble response





Figure 13: Typical tone response



## I<sup>2</sup>C BUS INTERFACE

Data transmission from microprocessor to the TDA7319 and viceversa takes place thru the 2 wires I<sup>2</sup>C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected).

### Data Validity

As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

### Start and Stop Conditions

As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

### Byte Format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

### Acknowledge

The master ( $\mu$ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.


The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

### Transmission without Acknowledge


Avoiding to detect the acknowledge of the audioprocessor, the  $\mu$ P can use a simpler transmission: simply it generates the 9th clock pulse without checking the slave acknowledging, and then sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.


### Data Validity on the I<sup>2</sup>C BUS



### Timing Diagram of I<sup>2</sup>C BUS



### Acknowledge on the I<sup>2</sup>C BUS




SDA, SCL I<sup>2</sup>C BUS TIMING

Symbol	Parameter	Min.	Typ.	Max.	Unit
f <sub>SCL</sub>	SCL clock frequency	0		400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3			μs
t <sub>HD:STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	0.6			μs
t <sub>LOW</sub>	LOW period of the SCL clock	1.3			μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	0.6			μs
t <sub>SU:STA</sub>	Set-up time for a repeated START condition	0.6			μs
t <sub>HD:DA</sub>	Data hold time	0.300			μs
t <sub>SU:DAT</sub>	Data set-up time	100			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals	20		300	ns (*)
t <sub>F</sub>	Fall time of both SDA and SCL signals	20		300	ns (*)
t <sub>SU:STO</sub>	Set-up time for STOP condition	0.6			μs

All values referred to V<sub>IH.min.</sub> and V<sub>IL.max.</sub> levels  
 (\*) Must be guaranteed by the I<sup>2</sup>C BUS master.

Definition of timing on the I<sup>2</sup>C-bus





**SOFTWARE SPECIFICATION**


**Interface Protocol**

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7319

address (the 8th bit of the byte must be 0). The TDA7319 must always acknowledge at the end of each transmitted byte.

- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



ACK = Acknowledge  
 S = Start  
 P = Stop

MAX CLOCK SPEED 400kbits/s

**SOFTWARE SPECIFICATION**

Chip address

1	0	0	0	0	1	1	0
MSB							LSB

**FUNCTION CODES**

	MSB	F6	F5	F4	F3	F2	F1	LSB
<b>1st VOLUME</b>	0	F6	F5	F4	F3	F2	F1	0
<b>2nd VOLUME</b>	0	F6	F5	F4	F3	F2	F1	1
<b>TREBLE</b>	1	0	0	F4	F3	F2	F1	F0
<b>MIDDLE</b>	1	0	1	F4	F3	F2	F1	F0
<b>BASS</b>	1	1	0	F4	F3	F2	F1	F0
<b>MUTMUX</b>	1	1	1	F4	F3	F2	F1	F0

POWER ON RESET:

1st volume = 2nd volume = Mute  
 Treble = Middle = Bass = -14dB  
 Mutmux = Active Input



## TDA7319

### 1st VOLUME CODES

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
0							0	step 1dB
				0	0	0		0dB
				0	0	1		-1dB
				0	1	0		-2dB
				0	1	1		-3dB
				1	0	0		-4dB
				1	0	1		-5dB
				1	1	0		-6dB
				1	1	1		-7dB
0							0	step 8dB
	0	0	0					0dB
	0	0	1					-8dB
	0	1	0					-16dB
	0	1	1					-24dB
	1	0	0					-32dB
	1	0	1					-40dB
	1	1	1					MUTE

### 2nd VOLUME CODES

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
0							1	step 1dB
				0	0	0		0dB
				0	0	1		-1dB
				0	1	0		-2dB
				0	1	1		-3dB
				1	0	0		-4dB
				1	0	1		-5dB
				1	1	0		-6dB
				1	1	1		-7dB
0							1	step 8dB
	0	0	0					0dB
	0	0	1					-8dB
	0	1	0					-16dB
	0	1	1					-24dB
	1	0	0					-32dB
	1	0	1					-40dB
	1	1	1					MUTE

## TREBLE CODES

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
1	0	0						TREBLE BOOST
			0	0	0	0	0	0dB
			0	0	0	0	1	1dB
			0	0	0	1	0	2dB
			0	0	0	1	1	3dB
			0	0	1	0	0	4dB
			0	0	1	0	1	5dB
			0	0	1	1	0	6dB
			0	0	1	1	1	7dB
			0	1	0	0	0	8dB
			0	1	0	0	1	9dB
			0	1	0	1	0	10dB
			0	1	0	1	1	11dB
			0	1	1	0	0	12dB
			0	1	1	0	1	13dB
			0	1	1	1	0	14dB
			0	1	1	1	1	14dB
1	0	0						TREBLE CUT
			1	0	0	0	0	0dB
			1	0	0	0	1	-1dB
			1	0	0	1	0	-2dB
			1	0	0	1	1	-3dB
			1	0	1	0	0	-4dB
			1	0	1	0	1	-5dB
			1	0	1	1	0	-6dB
			1	0	1	1	1	-7dB
			1	1	0	0	0	-8dB
			1	1	0	0	1	-9dB
			1	1	0	1	0	-10dB
			1	1	0	1	1	-11dB
			1	1	1	0	0	-12dB
			1	1	1	0	1	-13dB
			1	1	1	1	0	-14dB
			1	1	1	1	1	-14dB

## TDA7319

### MIDDLE CODES

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
1	0	1						MIDDLE BOOST
			0	0	0	0	0	0dB
			0	0	0	0	1	1dB
			0	0	0	1	0	2dB
			0	0	0	1	1	3dB
			0	0	1	0	0	4dB
			0	0	1	0	1	5dB
			0	0	1	1	0	6dB
			0	0	1	1	1	7dB
			0	1	0	0	0	8dB
			0	1	0	0	1	9dB
			0	1	0	1	0	10dB
			0	1	0	1	1	11dB
			0	1	1	0	0	12dB
			0	1	1	0	1	13dB
			0	1	1	1	0	14dB
			0	1	1	1	1	14dB
1	0	1						MIDDLE CUT
			1	0	0	0	0	0dB
			1	0	0	0	1	-1dB
			1	0	0	1	0	-2dB
			1	0	0	1	1	-3dB
			1	0	1	0	0	-4dB
			1	0	1	0	1	-5dB
			1	0	1	1	0	-6dB
			1	0	1	1	1	-7dB
			1	1	0	0	0	-8dB
			1	1	0	0	1	-9dB
			1	1	0	1	0	-10dB
			1	1	0	1	1	-11dB
			1	1	1	0	0	-12dB
			1	1	1	0	1	-13dB
			1	1	1	1	0	-14dB
			1	1	1	1	1	-14dB

**BASS CODES**

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
1	1	0						BASS BOOST
			0	0	0	0	0	0dB
			0	0	0	0	1	1dB
			0	0	0	1	0	2dB
			0	0	0	1	1	3dB
			0	0	1	0	0	4dB
			0	0	1	0	1	5dB
			0	0	1	1	0	6dB
			0	0	1	1	1	7dB
			0	1	0	0	0	8dB
			0	1	0	0	1	9dB
			0	1	0	1	0	10dB
			0	1	0	1	1	11dB
			0	1	1	0	0	12dB
			0	1	1	0	1	13dB
			0	1	1	1	0	14dB
			0	1	1	1	1	14dB
1	1	0						BASS CUT
			1	0	0	0	0	0dB
			1	0	0	0	1	-1dB
			1	0	0	1	0	-2dB
			1	0	0	1	1	-3dB
			1	0	1	0	0	-4dB
			1	0	1	0	1	-5dB
			1	0	1	1	0	-6dB
			1	0	1	1	1	-7dB
			1	1	0	0	0	-8dB
			1	1	0	0	1	-9dB
			1	1	0	1	0	-10dB
			1	1	0	1	1	-11dB
			1	1	1	0	0	-12dB
			1	1	1	0	1	-13dB
			1	1	1	1	0	-14dB
			1	1	1	1	1	-14dB


**MUTMUX CODES**

MSB	F6	F5	F4	F3	F2	F1	LSB	FUNCTION
1	1	1						INPUTS
			X	X	X	0	0	NOT ALLOWED
			X	X	X	0	1	NOT ALLOWED
			X	X	X	1	0	NOT ALLOWED
			X	1	1	1	1	IN


# TDA7319

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.35		2.65	0.093		0.104
A1	0.1		0.3	0.004		0.012
B	0.33		0.51	0.013		0.020
C	0.23		0.32	0.009		0.013
D	12.6		13	0.496		0.512
E	7.4		7.6	0.291		0.299
e		1.27			0.050	
H	10		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
L	0.4		1.27	0.016		0.050
K	0° (min.)8° (max.)					

## OUTLINE AND MECHANICAL DATA




**SO20**




SO20MEC

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.254			0.010		
B	1.39		1.65	0.055		0.065
b		0.45			0.018	
b1		0.25			0.010	
D			25.4			1.000
E		8.5			0.335	
e		2.54			0.100	
e3		22.86			0.900	
F			7.1			0.280
I			3.93			0.155
L		3.3			0.130	
Z			1.34			0.053

### OUTLINE AND MECHANICAL DATA



**DIP20**



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

**STMicroelectronics GROUP OF COMPANIES**

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)

