19-0402; Rev 0; 6/95



330MHz Buffered Video Switches/ Crosspoint Building Blocks

General Description

The MAX4111/MAX4121/MAX4221 wideband video switches are optimized for high-definition, broadcastquality, composite (HDTV, NTSC, PAL, SECAM, and RGB) video switching arrays. Their open-loop buffer amplifiers offer 0.1dB gain flatness to 150MHz. They operate from $\pm 5V$ supplies and feature differential phase and gain error of only 0.01°/0.01%, respectively. The ultra-low switching glitch (13mV) is positive to avoid confusion with any sync pulse.

Ideal as building blocks in large arrays, these devices feature a constant, high input impedance and a disable function that puts the outputs into a high-impedance state and reduces the operating current to only 250µA. The open-loop architecture allows the outputs to drive capacitive loads without oscillation. Other key features include -92dB crosstalk and -78dB isolation (MAX4121).

The MAX4111/MAX4121/MAX4221 are offered in narrow plastic DIP and SO packages. See the table below for key features:

PART	DESCRIPTION	PINS
MAX4111	SPST, single-input, single-output switch	8
MAX4121	SPDT, 2-input, single-output switch	8
MAX4221	Dual, SPDT, 2-input, single-output switch	16

Applications


Video-Router and Crosspoint Arrays Broadcast/HDTV-Quality Color Signal Multiplexing RF and IF Routing Graphics Color-Signal Routing Telecom Routing Data Acquisition

- _Features
- -3dB Bandwidth of 330MHz
- 0.1dB Gain Flatness of 150MHz
- ♦ 700V/µs Slew Rate
- ♦ 0.01°/0.01% Differential Phase/Gain
- + Low Power: 5.5mA Max
- ◆ -92dB Crosstalk and -78dB Off Isolation at 30MHz
- + High-Z Outputs when Disabled
- + 3pF Input Capacitance
- Ultra-Low Switching Glitch
- + On-Board Control Logic

_Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4111CSA	0°C to +70°C	8 SO
MAX4121CSA	0°C to +70°C	8 SO
MAX4221CSE	0°C to +70°C	16 Narrow SO

Pin Configurations/Functional Diagrams



TOP VIEW INO SEL0 16 GND SEL1 15 8 EN A0 8 EN GND IN1 3 14 Vcc INO 2 7 V_{CC} 7 V_{CC} IN 1 GND 13 OUTO GND 3 6 OUT GND 12 V_{EE} 6 OUT GND 3 MAXIM IN1 4 5 V_{EE} 11 OUT1 IN2 6 5 V_{EE} N.C. 4 MAXIM MAYAT GND 7 10 SEL2 so SO IN3 8 9 SEL3 MAX4221 Narrow SO

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

ABSOLUTE MAXIMUM RATINGS

Supply Voltages
V _{CC} +6V
VEE6V
V _{CC} -V _{EE} +12V
Analog Input Voltage(VEE - 0.3V) to (VCC + 0.3V)
Digital Input Voltage0.3V to (V _{CC} + 0.3V)
Duration of Short Circuit to GroundContinuous

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_S = \pm 5V, -2.5V \le V_{IN} \le +2.5V, R_L = 5k\Omega, C_L \le 5pF, T_A = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)


PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
DC PARAMETERS	-1			1			
Operating Supply Voltage	Vs			±4.5	±5.0	±5.5	V
Operating Supply Current	ICC, IEE	Per channel	$T_A = +25^{\circ}C$		4.0	5.5	mA
Operating Supply Current	ICC, IEE		TA = TMIN to TMAX			6.5	1 IIIA
Disabled Supply Current	ICC, IEE	MAX4111/MAX4121			150	200	μA
	100, 111	MAX4221			250	350	μΑ
Input Voltage Range	VIN		1	±2.5			V
Input Bias Current	lB	$V_{IN} = 0V$	Channel selected		±2.5	±4.0	μA
			Channel disabled		±0.02		P
Input Resistance	RIN	Channel selected			0.4		MΩ
•		Channel disabled			100		
Input Capacitance	CIN	$V_{IN} = 0V$, channel enabled or disabled			3		pF
Output Offset Voltage	Vos	$T_A = +25^{\circ}C$			±5	±10	mV
		$T_A = T_{MIN}$ to T_{MAX}				±15	
Power-Supply Rejection Ratio	PSRR	$V_S = \pm 4.5V$ to $\pm 5.5V$	1	50			dB
Voltage Gain	Av	VIN = ±2.5V	$T_A = +25^{\circ}C$	0.98		1.0	V/V
Vollage Gall	7.0	VIII - ±2.5V	$T_A = T_{MIN}$ to T_{MAX}	0.97		1.0	0/0
Output Resistance	Rout	f = DC to 50MHz	•		20		Ω
Disabled Output Current	IOUT(OFF)	$V_{OUT} = 0V$	V _{OUT} = 0V		10		nA
Disabled Output Resistance	Rout(off)				30		MΩ
Disabled Output Capacitance	Cout(off)				5		pF
Logic Input High Voltage	Vinh	$V_{S} = \pm 4.5 V \text{ to } \pm 5.5 V$		2.0			V
Logic Input Low Voltage	VINL	V_S = $\pm 4.5V$ to $\pm 5.5V$				0.8	V
Logic Input High Current	linh	V_S = $\pm 4.5V$ to $\pm 5.5V$				10	μA
Logic Input Low Current	linl	V_S = $\pm 4.5V$ to $\pm 5.5V$				10	μA

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
AC PARAMETERS		L		1				
Class Data	CD	Vout = 5Vp-p			700		1//100	
Slew Rate	SR	Vout = 1.4Vp-p			500		V/µs	
Full-Power Bandwidth	50014	V _{IN} = 1.4Vp-p			110			
(Note 1)	FPBW	VIN = 5Vp-p			45		MHz	
-3dB Bandwidth	f _{3dB}	V _{IN} = 0.1Vp-p			330		MHz	
		DC to 30MHz			0.02			
Gain Flatness		DC to 150MHz			0.1		dB	
Gain Peaking					0.08		dB	
Small-Signal Rise Time	tr/tf	$V_{IN} = 0.1 V_{P-P}$			950		ps	
Differential Gain (Note 2)	DG	f = 3.58MHz			0.01		%	
Differential Phase (Note 2)	DP	f = 3.58MHz			0.01		degrees	
		VIN = 1Vp-p,	MAX4121		-92			
All-Hostile Crosstalk		f = 30MHz	MAX4221		-70		dB	
)/ 1)/m m	MAX4111		86			
Off Isolation		V _{IN} = 1Vp-p, f = 30MHz, see test	MAX4121		78		dB	
		circuit	MAX4221		84		-	
Channel Switching Off Time	toff		111/0(4221		1.0		μs	
Channel Switching On Time	ton				500		ns ns	
Switching Transient	NON				13		mVp-p	
Group Delay					860		ps	
Input-Output Delay Matching		Chip-to-chip, f = 3.58MHz			±0.2		degrees	
Second Harmonic	-	$f = 30MHz, V_{IN} = 1.4V$			-65		dBc	
Third Harmonic		$f = 30MHz$, $V_{IN} = 1.4Vp-p$			-70		dBc	


Note 1: Full-Power Bandwidth is inferred from Slew Rate (SR) testing by the equation SR = ω Ep, where Ep is the peak output voltage and $\omega = 2\pi f$.

Note 2: Differential Gain and Phase are tested using a modulated ramp, 100IRE (0.714V).





Typical Operating Characteristics (continued)




MAX4111/MAX4121/MAX4221

M/IXI/M

TIME (1µs/div)





_Pin Description

	PIN		NAME	FUNCTION	
MAX4111	MAX4121	MAX4221	NAME	FUNCTION	
1, 3	3	2, 4, 5, 7	GND	Analog (signal) ground. Since inputs are isolated by these grounds, GND should be as noise-free as possible.	
_	1	_	A0	Logic Input. Channel Selection Bit for the 2x1. See Table 2.	
2	_	-	IN	Signal Input	
	2, 4	1, 3	INO, IN1	Signal Input	
4	_	_	N.C.	No Connect—not internally connected	
5	5	12	VEE	Negative Power-Supply Voltage. Connect to -5V. Decouple to power ground.	
6	6	—	OUT	Signal Output	
—	—	6, 8	IN2, IN3	Signal Inputs for the dual 2x1 switch	
7	7	14	Vcc	Positive Power-Supply Voltage. Connect to +5V. Decouple to power ground.	
8	8	_	EN	Logic Input. Output Enable for the 1x1, 2x1 switches. A logic high on this pin enables the output. A logic low causes the output to assume a high- impedance state, and reduces supply current.	
_	_	9, 10	SEL3, SEL2	Logic Inputs. Channel Selection Bits for OUT1 of the dual 2x1 (MAX4221). See Table 3.	
_	_	11, 13	OUT1, OUT0	Signal Outputs	
_	_	15, 16	SEL1, SEL0	Logic Inputs. Channel Selection Bits for OUT0 of the dual 2x1 (MAX4221). See Table 3.	

_Detailed Description

The MAX4111/MAX4121/MAX4221 video switches are manufactured with Maxim's proprietary, ultra-high frequency, complementary bipolar process that yields high bandwidth and low capacitance. Make-beforebreak switching is used to reduce noise and glitches, even when switching from part to part in large arrays. The input buffers provide a constant high input impedance, and prevent the make-before-break action from feeding back to the input. The design of the switching mechanism limits the inevitable glitch to less than 13mVp-p. In addition, the glitch pulse is positive to avoid confusion with negative sync pulses.

Unity-gain buffers isolate other inputs from the switching action of large multiplex arrays. These buffers can drive 5k Ω resistive loads. In addition, these devices drive capacitive loads without oscillation. Load capacitance is limited only by system bandwidth requirements.

The MAX4111/MAX4121/MAX4221 do not contain buffer latches. The digital inputs are transparent.

MIXIM

\mathbf{N}
N i
-
2
$\boldsymbol{\mathbf{x}}$
J
Ę
\leq
\geq
~
N
4
×.
\mathbf{T}
Z
S
M
1
-
Z
×
đ
2
2

Table 1. MAX4111 Truth Table	Table	Truth	MAX4111	Table 1.
------------------------------	-------	-------	---------	----------

EN	OUT
0	High-Z
1	IN

Table 2. MAX4121 Truth Table

A0	EN	OUT
Х	0	High-Z
0	1	INO
1	1	IN1

Table 3. MAX4221 Truth Table

SEL0	SEL1	OUT0
0	0	High-Z
1	0	IN0
0	1	IN1
1	1	NA
SEL2	SEL3	OUT1
0	0	High-Z
1	0	IN2

Note: SEL0 = SEL1 = 1 and/or SEL2 = SEL3 = 1 is not allowed. Enabling these states will not damage the device, but may cause excessive supply currents and distortion.

NA

Applications Information

Grounding, Bypassing, and PC Board Layout

To obtain the full 330MHz bandwidth of these switches, Microstrip and Stripline techniques are recommended. To ensure your PC board does not degrade the switch's performance, it's wise to design the board for a frequency greater than 1GHz. Even with very short runs, it's good practice to use this technique at critical points such as inputs and outputs.

Use the following guidelines when designing the board:

- Do not use wire-wrap boards, because they are too inductive.
- Do not use IC sockets. They increase parasitic capacitance and inductance.

- In general, surface-mount components have shorter leads and lower parasitic reactance, and give better high-frequency performance than through-hole components.
- The PC board should have at least two layers, with one side a signal side and the other a ground plane.
- Keep signal lines as short and straight as possible. Do not make 90° turns; round all corners.
- The ground plane should be as free from voids as possible.

Bypass Components—Capacitors

Surface-mount ceramic capacitors are recommended to achieve good high-frequency bypassing. A $0.1\mu\text{F}$ capacitor in parallel with a 1000pF capacitor should be used for each supply. The capacitors should be located as close to the ICs supply pins as possible, with the smaller value capacitor being closer to the IC than the other.

Creating Larger Arrays

The MAX4111/MAX4121/MAX4221 were designed as building blocks for larger arrays. The single-pole switch allows the system designer much greater control over crosstalk than multiple switches in a single IC. For this reason, cable drivers have not been included in the switch design because of the high-power drive required (see Figure 6).


Even though the stability of these devices is not worsened by adding capacitance, you may want to limit the number of switches connected together. The MAX4111/MAX4121/MAX4221 have a finite input capacitance of about 3pF and a dynamic output resistance of about 20 Ω . This causes a pole at a little more than 2.7GHz. However, in a large array with many switch inputs, the total capacitance is N x 3pF, where "N" is the number of switches connected in parallel. The pole will be located at:

$$\frac{1}{2\pi \times (N \times 3pF + C_{STRAY}) \times 20\Omega} MHz$$


CSTRAY = Stray capacitance at the interconnect

If the maximum number of switches that may be connected while still maintaining bandwidth is less than your system requirements, use a unity-gain buffer amplifier to isolate the switch from the remainder of the inputs.


M/IXI/M









MIXIM MAX4121










MAX4111/MAX4121/MAX4221


10

WIXIW









Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products

ts Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.