

General Description

The MAX4027 is a triple, wideband, 2-channel, noninverting gain-of-two video amplifier with input multiplexing, capable of driving up to two back-terminated video loads. The MAX4027 features current-mode feedback amplifiers configured for a gain of two (+6dB) with a -3dB large-signal bandwidth of 200MHz. The device has low (0.012%/0.014°) differential gain and phase errors, and operates from ±5V supplies.

The MAX4027 is ideal for use in broadcast and graphics video systems because of the low 2pF input capacitance, channel-to-channel switching time of only 15ns, and wide 62MHz, large-signal 0.1dB bandwidth. Highimpedance output disabling allows the MAX4027 to be incorporated into large switching arrays with minimal interaction with the source. Specified over the -40°C to +85°C extended temperature range, the MAX4027 is available in 14-pin SO and TSSOP packages.

Applications

Video Source Selection (Multiplexing)

Picture in Picture (PIP) Insertion

Crosspoint Expansion

Coaxial Cable Drivers

Supports VGA to UXGA (1600 x 1200) Resolution

Enterprise Class (Blade) Servers

Keyboard-Video-Mouse (KVM)

Features

- **♦** Excellent Video Specifications:
 - 75MHz Small-Signal 0.1dB Gain Flatness 62MHz Large-Signal 0.1dB Gain Flatness 0.012%/0.014° Differential Gain/Phase Error
- ♦ VGA to UXGA Resolution
- ♦ High Speed:

200MHz 2VP-P -3dB Bandwidth 1100V/µs Slew Rate 15ns Settling Time to 0.1%


- ♦ Internal Gain of 2V/V Compensates for Output **Back Termination**
- ♦ Fast Switching:
 - 15ns Channel-Switching Time 260mVp-p Switching Transient
- ♦ Drives Two Back-Terminated Video Loads
- ♦ High-Impedance Output Disable


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4027ESD	-40°C to +85°C	14 SO
MAX4027EUD	-40°C to +85°C	14 TSSOP

Typical Operating Circuit

Pin Configuration





MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Positive Supply Voltage (V _{CC} to GND)	+6V
Negative Supply Voltage (VEE to GND)	
Amplifier Input Voltage (IN)(VEE - 0.3V) to (VCC	
Digital Input Voltage (EN, A/B)0.3V to (VCC	
Output Short Circuit to GND (Note 1)Cor	ntinuous
Output Short Circuit to VCC or VEE	5s

Continuous Power Dissipation (T _A = +70°C)	
14-Pin TSSOP (derate 9.1mW/°C above +70°C	
14-Pin SO (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range6	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Continuous power-dissipation rating must also be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V, V_{EE} = -5V, V_{IN}_{-} = 0V, R_L = 150\Omega$ to GND, $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Cumply Voltage Bange	V _{CC}	Inferred from the PSRR test		+4.5	+5.0	+5.5	V
Operating Supply Voltage Range	VEE			-4.5	-5.0	-5.5	
Positivo Supply Current	loo	EN = GND			31	39	Λ
Positive Supply Current	Icc	EN = 5V			17	24	mA
Negative Supply Current	lee	EN = GND			28	36	_ _{mΔ}
Negative Supply Current	lEE	EN = 5V			15	21	mA
Input Voltage Range	V _{IN}	Inferred from voltage g	ain	±1.25	±1.75		V
Input Offset Voltage	Vos	T _A = +25°C			±1	±6	mV
input Offset Voltage	VOS	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				±11	IIIV
Input Offset-Voltage Matching	ΔVos	Channel to channel			±1	±12	mV
Voltage Gain	Ay	$V_{OUT} = \pm 2.5V$		1.9	2.0	2.1	V/V
Input Offset-Voltage Temperature Coefficient	TCV _{OS}				1		μV/°C
la suit Dies Comment	1	T _A = +25°C			±2	±10	^
Input Bias Current	IB	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				±18	μΑ
Input Decistores	R _{IN}	$V_{IN} = -1.25V \text{ to}$	Channel on	100	400		kΩ
Input Resistance			Channel off	1	20		МΩ
DC Output Resistance	Rout				10		mΩ
Disabled Output Resistance	Rout(d)	$\overline{\text{EN}}$ = 5V, V _{OUT} = -2.5V to +2.5V (Note 3)			1.6		kΩ
DC Power-Supply Rejection Ratio	PSRR	$V_{CC} = +4.5V \text{ to } +5.5V, V_{EE} = -4.5V \text{ to } -5.5V$		60	86		dB
Output Voltage Swing	V _{OUT} _			±2.5	±3.5		V
Output Short-Circuit Current	Isc				±143		mA
LOGIC CHARACTERISTICS (EN, A/B)							
Logic-Low Threshold	VIL					0.8	V
Logic-High Threshold	V _{IH}			2.0			V
Logic-Low Input Current	IլL	V _{IL} = 0V			-4	-20	μΑ
Logic-High Input Current	l _{IH}	V _{IH} = +5.5V, V _{CC} = +5.5V			350	600	μΑ

2 ______ *NIXIN*

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V, V_{EE} = -5V, V_{IN}_{-} = 0V, R_{IN} = 75\Omega$ to GND, $R_L = 150\Omega$ to GND, $T_A = +25^{\circ}C$, unless otherwise noted.)


PARAMETER	SYMBOL	. CONDITIONS MIN TYP MAX		UNITS	
AMPLIFIER CHARACTERISTICS					
Small-Signal -3dB Bandwidth	BWSS	V _{IN_} = 20mV _{P-P}	225	MHz	
Small-Signal Bandwidth for ±0.1dB Gain Flatness	BWLS(0.1)	V _{IN_} = 20mV _{P-P}	75	MHz	
Large-Signal -3dB Bandwidth	BW _{LS}	V _{IN_} = 1V _{P-P}	200	MHz	
Large-Signal Bandwidth for ±0.1dB Gain Flatness	BW _{LS} (0.1)	V _{IN_} = 1V _{P-P}	62	MHz	
Slew Rate	SR	V _{IN_} = 1V _{P-P}	1100	V/µs	
Settling Time to 0.1%	ts	V _{IN_} = 1V _{P-P}	15	ns	
Differential Gain Error	DG	5-step modulated staircase (Note 4)	0.012	%	
Differential Phase Error	DP	5-step modulated staircase (Note 4)	0.014	degrees	
Delay Between Channels	t _D	$V_{IN}_{-} = 1V_{P-P}, t_{R} = 100ps$	0.1	ns	
Channel-to-Channel Crosstalk	XTALK	$V_{IN}_{-} = \pm 1 V_{P-P}, f = 10 MHz$	-61	dB	
A/B Crosstalk		$V_{IN}_{-} = \pm 1V_{P-P}, f = 10MHz$	-80	dB	
Output Impedance	Z _{OUT}	f = 10MHz	1	Ω	
Total Harmonic Distortion	THD	$V_{OUT} = 2V_{P-P}, f = 10MHz$	64		
Off-Isolation	Aiso	$V_{OUT} = 2V_{P-P}$, $f = 10MHz$, $R_S = 75\Omega$	-83	dB	
Output Capacitance	Cout	Channel on or off	3	pF	
Input Capacitance	CIN	Channel on or off 2		pF	
Input-Voltage Noise Density	en	f = 100kHz 6.5		nV/√Hz	
Input-Current Noise Density	in	f = 100kHz	6.5	pA/√Hz	
SWITCHING CHARACTERISTICS	3				
Channel-Switching Time	tsw	(Notes 5, 6) 15		ns	
Enable Delay Time	tpde	(Notes 5, 7) 20			
Disable Delay Time	tpdd	(Notes 5, 7)	25	ns	
Switching Transient	VTRAN	(Note 8) 260			

- Note 2: Limits are 100% production tested at $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design.
- Note 3: Disabled output resistance includes the internal feedback network.
- Note 4: Input test signal is NTSC composite with 5-step staircase, of 40 IRE per step, modulated with 3.58MHz color subcarrier.
- Note 5: See the Timing Diagram (Figure 2).
- **Note 6:** Channel-switching time specified for switching between input channels; does not include signal rise/fall times for switching between channels with different input voltages.
- Note 7: Output enable/disable delay times do not include amplifier output slewing times.
- Note 8: Switching transient measured while switching between two grounded channels.




Typical Operating Characteristics

 $(V_{CC} = +5V, V_{EE} = -5V, R_L = 150\Omega \text{ to GND}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




Typical Operating Characteristics (continued)


 $(V_{CC} = +5V, V_{EE} = -5V, R_L = 150\Omega \text{ to GND}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Typical Operating Characteristics (continued)


(V_{CC} = +5V, V_{EE} = -5V, R_L = 150 Ω to GND, T_A = +25°C, unless otherwise noted.)

















Pin Description

PIN	NAME	FUNCTION			
1	IN1A	mplifier 1 Channel A Input			
2	IN2A	Amplifier 2 Channel A Input			
3	IN3A	Amplifier 3 Channel A Input			
4	GND	Power Supply, Analog and Digital Ground. Connect GND to ground plane for best RF performance.			
5	IN1B	Amplifier 1 Channel B Input			
6	IN2B	Amplifier 2 Channel B Input			
7	IN3B	Amplifier 3 Channel B Input			
8	ĒN	Output Enable Logic Input. Drive $\overline{\text{EN}}$ low or leave open for normal operation. Pull $\overline{\text{EN}}$ high to disconnect amplifier output (output is high impedance when disabled). $\overline{\text{EN}}$ is internally pulled to GND through a 17k Ω resistor.			
9	OUT3	Amplifier Output 3			
10	VEE	Negative Power-Supply Voltage. Bypass VEE to GND with a 0.1µF capacitor.			
11	OUT2	Amplifier Output 2			
12	Vcc	Positive Power-Supply Voltage. Bypass V _{CC} to GND with a 0.1µF capacitor.			
13	OUT1	Amplifier Output 1			
14	Ā/B	Channel-Select Input. Drive \overline{A}/B low or leave open to select channel A for all amplifiers. Pull \overline{A}/B high to select channel B for all amplifiers. \overline{A}/B is internally pulled to GND through a 17k Ω resistor.			

Detailed Description

The MAX4027 combines three 2:1 multiplexers with $\pm 2\text{V/V}$ ($\pm 6\text{dB}$) closed-loop gain (A_{VCL}) amplifiers. This low-power, high-speed device operates from $\pm 5\text{V}$ supplies, while driving up to two back-terminated video loads with very low distortion. Differential gain and phase errors are 0.012%/0.014° for the MAX4027.

The input multiplexers feature fast 15ns channelswitching times and small switching transients. The multiplexers also feature high input resistance and constant input capacitance, so overall input impedance can be set by external input-terminating resistors.

Drive $\overline{\text{EN}}$ high to place the amplifier outputs in a high-impedance state, and minimize the supply current. This function allows use of multiple mux/amps in parallel to form large switching arrays.

The MAX4027 features an \overline{A}/B input, which selects either channel A or B. Drive \overline{A}/B low to select channel A or drive \overline{A}/B high to select channel B. Channel A is automatically selected if \overline{A}/B is left unconnected.

Truth Tables

Table 1. Input Control Logic

A/B	AMPLIFIER INPUT	FUNCTION
0	IN_A	Channel A Selected
1	IN_B	Channel B Selected

Table 2. Output Control Logic

EN	AMPLIFIER OUTPUT	FUNCTION
0	On	Outputs Enabled
1	Off	Outputs High Impedance

_Applications Information

Disable Mode

Drive $\overline{\text{EN}}$ high to place the MAX4027 in disable mode. Placing the device in disable mode reduces the quiescent current to 17mA (VCC) and 15mA (VEE) and places the amplifier outputs into a high-impedance state, typi-



cally 1.6k Ω . Parallel multiple devices to construct larger switch matrices by connecting the outputs of several devices together and disabling all but one of the paralleled amplifiers' outputs. Two internal 800Ω thin-film resistors set the MAX4027 to a fixed gain of +2. Consider the impedance of the internal feedback resistors when operating multiple MAX4027s in large multiplexer applications.

Drive $\overline{\text{EN}}$ low for normal operation. $\overline{\text{EN}}$ has internal pull-down circuitry. The MAX4027 is enabled when $\overline{\text{EN}}$ is unconnected.

Video Line Driver

The MAX4027 is well suited to drive short coaxial transmission lines when the cable is terminated at both ends (Figure 1) where the fixed gain of +2 compensates for the loss in the back termination. Cable frequency response may cause variations in the flatness of the signal.

Input Voltage Range

The guaranteed input voltage range is ±1.25V. Exceeding this value can cause unpredictable results, including output clipping, excessive input current, and switching delays.

Multiplexer

The input multiplexer (mux) is controlled by a 3.3V TTL/CMOS-compatible control input (see the *Truth Tables*). Input capacitance is a constant, low 2pF and input resistance is 17k Ω to GND for all input channels, regardless of whether or not the channel is selected. All logic levels ($\overline{\text{EN}}$ and $\overline{\text{A}}/\text{B}$) default low if left unconnected.

Layout and Power-Supply Bypassing

The MAX4027 has an extremely high bandwidth and requires careful board layout. For best performance, use constant-impedance microstrip or stripline techniques.

To realize the full AC performance of these high-speed amplifiers, pay careful attention to power-supply bypassing and board layout. The PC board should have at least two layers: a signal and power layer on one side, and a large, low-impedance ground plane on the other side. The ground plane should be as free of voids as possible. With multilayer boards, locate the ground plane on an internal layer that incorporates no signal or power traces.

Observe the following guidelines when designing the board regardless of whether or not a constant-impedance board is used.

- 1) Do not use wire-wrap boards or breadboards.
- 2) Do not use IC sockets; they increase parasitic capacitance and inductance.
- 3) Keep lines as short and as straight as possible. Do not make 90° turns; round all corners.
- 4) Observe high-frequency bypassing techniques to maintain the amplifier's accuracy and stability.
- 5) Use surface-mount components. They generally have shorter bodies and lower parasitic reactance, yielding better high-frequency performance than through-hole components.

The bypass capacitors should include a 0.1µF ceramic surface-mount capacitor between each supply pin and the ground plane, located as close to the package as




Figure 1. Video Line Driver

possible. Optionally, place a 10 μ F tantalum capacitor at the power-supply pins' points of entry to the PC board to ensure the integrity of incoming supplies. The power-supply trace should lead directly from the tantalum capacitor to the VCC and VEE pins.

Use surface-mount resistors for input termination and output back termination. Place the termination resistors as close to the IC as possible.





Figure 2. Switching Timing Diagram

Functional Diagram




Chip Information

TRANSISTOR COUNT: 870

PROCESS: Bipolar

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



10 ______ /I/XI/VI

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

11