## FEATURES

Voltage feedback architecture
Rail-to-rail output swing: 0.1 V to 4.9 V
High speed amplifier
-3 dB bandwidth: 225 MHz
0.1 dB flatness at $\mathbf{2 ~ V ~ p - p : ~} 74 \mathrm{MHz}$

Slew rate: $800 \mathrm{~V} / \mathrm{\mu s}$
Settling time to 0.1\% with 2 V step: 5 ns
High input common-mode voltage range
$-V_{s}-0.2 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{s}}-1 \mathrm{~V}$
Supply range: 3 V to 5.5 V
Differential gain error: $0.01 \%$
Differential phase error: $\mathbf{0 . 0 1}{ }^{\circ}$
Low power
7.8 mA /amplifier typical supply current

Power-down feature
Available in 16-lead LFCSP

## CONNECTION DIAGRAM



NOTES

1. $N C=$ NO CONNECT.
2. EXPOSED PAD CONNECTED TO $-\mathrm{v}_{\mathbf{s}}$.

Figure 1.

## APPLICATIONS

## Professional video

Consumer video
Imaging
Instrumentation
Base stations
Active filters
Buffers

## GENERAL DESCRIPTION

The ADA4856-3 (triple) is a fixed gain of +2 , single-supply, rail-to-rail output video amplifier. It provides excellent video performance with $225 \mathrm{MHz},-3 \mathrm{~dB}$ bandwidth, $800 \mathrm{~V} / \mu$ s slew rate, and $74 \mathrm{MHz}, 0.1 \mathrm{~dB}$ flatness into a $150 \Omega$ load. It has a wide input common-mode voltage range that extends 0.2 V below ground and 1 V below the positive rail. In addition, the output voltage swings within 200 mV of either supply, making this video amplifier easy to use on single-supply voltages as low as 3.3 V .
The ADA4856-3 offers a typical low power of 7.8 mA per amplifier, while being capable of delivering up to 52 mA of load current. It also features a power-down function for power sensitive applications that reduces the supply current to 1 mA .

The ADA4856-3 is available in a 16-lead LFCSP and is designed to work over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Connection Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
5 V Operation ..... 3
3.3 V Operation ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance .....  5
Maximum Power Dissipation .....  5
ESD Caution .....  5
Pin Configuration and Function Descriptions. .....  6
Typical Performance Characteristics ..... 7
REVISION HISTORY
1/09—Rev. 0 to Rev. A
Changes to Figure 9 .....  7
Changes to Figure 13, Figure 15, and Figure 16 .....  8
Added Figure 17 and Figure 20; Renumbered Sequentially .....  9
10/08-Revision 0: Initial Version
Theory of Operation ..... 12
Applications Information ..... 13
Using the ADA4856-3 in Gains Equal to $+1,-1$ ..... 13
Using the ADA4856-3 in Gains Equal to $+3,+4$, and +5 ..... 14
20 MHz Active Low-Pass Filter ..... 15
Video Line Driver ..... 15
Single-Supply Operation ..... 16
Power Down ..... 16
Layout Considerations ..... 16
Power Supply Bypassing ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17

## SPECIFICATIONS

## 5 V OPERATION

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to midsupply, unless otherwise noted.
Table 1.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to 0.1\% (Rise/Fall) | $\begin{aligned} & \mathrm{V}_{\mathrm{o}}=0.1 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{~V}_{\mathrm{o}}=1.4 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=1.4 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \end{aligned}$ |  | $\begin{aligned} & 370 \\ & 225 \\ & 200 \\ & 90 \\ & 74 \\ & 800 \\ & 4.8 / 5.2 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE <br> Harmonic Distortion (HD2/HD3) <br> Crosstalk, Output to Output Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & -92 /-110 \\ & -68 /-71 \\ & -80 \\ & 14 \\ & 2 \\ & 0.01 \\ & 0.01 \end{aligned}$ |  | dBc <br> dBC <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ <br> \% <br> Degrees |
| DC PERFORMANCE <br> Input Offset Voltage <br> Input Offset Voltage Drift <br> Input Bias Current <br> Input Offset Current <br> Closed-Loop Gain <br> Open-Loop Gain |  | 1.95 | $\begin{aligned} & 1.3 \\ & 5.5 \\ & -3.8 \\ & \pm 0.05 \\ & 2 \\ & 90 \\ & \hline \end{aligned}$ | 3.4 $2.05$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V/V <br> dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range <br> Common-Mode Rejection Ratio | $\mathrm{V}_{\text {cm }}=-0.2 \mathrm{~V}$ to +4 V | $-V_{s}-0.2$ | $\begin{aligned} & 3.2 \\ & 0.5 \\ & 94 \end{aligned}$ | $+V_{s}-1$ | $\mathrm{M} \Omega$ <br> pF <br> V <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Linear Output Current Per Amplifier | $\mathrm{HD} 2 \leq-60 \mathrm{dBc}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ |  | $\begin{aligned} & 0.1 \text { to } 4.9 \\ & 52 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER-DOWN Turn-On Time Turn-Off Time Input Bias Current Turn-On Voltage | Enabled <br> Powered down |  | $\begin{aligned} & 78 \\ & 950 \\ & 0.2 \\ & -125 \\ & 3.75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current per Amplifier Supply Current When Disabled Power Supply Rejection Ratio | $\Delta \mathrm{V}_{\mathrm{s}}=4.5 \mathrm{~V}$ to 5.5 V | 3 | $\begin{aligned} & 7.8 \\ & 1.1 \\ & 96 \end{aligned}$ | 5.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \end{aligned}$ |

## ADA4856-3

### 3.3 V OPERATION

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to midsupply, unless otherwise noted.
Table 2.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to 0.1\% (Rise/Fall) | $\begin{aligned} & \mathrm{V}_{\mathrm{o}}=0.1 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \\ & \mathrm{V}_{\mathrm{o}}=2 \mathrm{~V} \text { step } \end{aligned}$ |  | $\begin{aligned} & 370 \\ & 225 \\ & 77 \\ & 800 \\ & 4.8 / 7 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE <br> Harmonic Distortion (HD2/HD3) <br> Crosstalk, Output to Output Input Voltage Noise Input Current Noise Differential Gain Error Differential Phase Error | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}_{\mathrm{c}}=20 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & -95 /-128 \\ & -74 /-101 \\ & -78 \\ & 14 \\ & 2 \\ & 0.01 \\ & 0.01 \end{aligned}$ |  | dBc <br> dBc <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ <br> \% <br> Degrees |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Offset Current Closed-Loop Gain Open-Loop Gain |  | 1.95 | $\begin{aligned} & 1.2 \\ & 5.5 \\ & -3.8 \\ & \pm 0.05 \\ & 2 \\ & 90 \\ & \hline \end{aligned}$ | 3 $2.05$ | $\begin{aligned} & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} / \mathrm{V} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range <br> Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-0.2 \mathrm{~V}$ to +2.3 V | $-V_{s}-0.2$ | $\begin{aligned} & 3.2 \\ & 0.5 \\ & 94 \\ & \hline \end{aligned}$ | $+V_{s}-1$ | $\mathrm{M} \Omega$ <br> pF <br> V <br> dB |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Linear Output Current Per Amplifier | $\mathrm{HD} 2 \leq-60 \mathrm{dBc}, \mathrm{RL}=10 \Omega$ |  | $\begin{aligned} & 0.1 \text { to } 3.22 \\ & 49 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER-DOWN Turn-On Time Turn-Off Time Turn-On Voltage |  |  | $\begin{aligned} & 78 \\ & 950 \\ & 2.05 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { V } \end{aligned}$ |
| POWER SUPPLY <br> Operating Range <br> Quiescent Current per Amplifier Quiescent Current When Powered Down Power Supply Rejection Ratio | $\Delta \mathrm{V}_{s}=2.97 \mathrm{~V}$ to 3.63 V | 3 | $\begin{aligned} & 7.5 \\ & 0.98 \\ & 94 \end{aligned}$ | 5.5 | V <br> mA <br> mA <br> dB |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 6 V |
| Internal Power Dissipation ${ }^{1}$ | See Figure 3 |
| Common-Mode Input Voltage | $\left(-\mathrm{V}_{\mathrm{s}}-0.2 \mathrm{~V}\right)$ to $\left(+\mathrm{V}_{s}-1 \mathrm{~V}\right)$ |
| Differential Input Voltage | $\pm \mathrm{V}_{\mathrm{s}}$ |
| Output Short-Circuit Duration | Observe power curves |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | $300^{\circ} \mathrm{C}$ |

${ }^{1}$ Specification is for device in free air.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, $\theta_{\mathrm{JA}}$ is specified for a device soldered in a circuit board for surface-mount packages.

Table 4.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 16-Lead LFCSP | 67 | 17.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the ADA4856-3 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure.

To ensure proper operation, it is necessary to observe the maximum power derating curves.


Figure 3. Maximum Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

| 1. NC = NO CONNECT. | $\stackrel{\circ}{\circ}$ |
| :--- | :--- |
| 2. EXPOSED PAD CONNECTED TO $-\mathbf{v}_{\mathbf{S}}$. | $\stackrel{\dot{\circ}}{0} 0$ |
| 0 |  |

Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | NC | No Connect. |
| 2 | + IN2 | Noninverting Input 2. |
| 3 | NC | No Connect. |
| 4 | PD | Power Down. |
| 5 | + IN3 | Noninverting Input 3. |
| 6 | - IN3 | Inverting Input 3. |
| 7 | OUT3 | Output 3. |
| 8 | $-V_{s}$ | Negative Supply. |
| 9 | $+V_{s}$ | Positive Supply. |
| 10 | - IN2 | Inverting Input 2. |
| 11 | OUT2 | Output 2. |
| 12 | $+V_{s}$ | Positive Supply. |
| 13 | $-V_{s}$ | Negative Supply. |
| 14 | OUT1 | Output 1. |
| 15 | - IN1 | Inverting Input 1. |
| 16 | + IN1 | Noninverting Input 1. |
| 17 (EPAD) | Exposed Pad (EPAD) | The exposed pad must be connected to $-V_{s}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega$, large signal $\mathrm{V}_{\text {out }}=2 \mathrm{~V}$ p-p, small signal $\mathrm{V}_{\text {out }}=100 \mathrm{mV}$ p-p, unless otherwise noted.


Figure 5. Small Signal Frequency Response vs. Supply Voltage


Figure 6. Large Signal 0.1 dB Flatness vs. Supply Voltage


Figure 7. Small Signal Frequency Response vs. Load Resistance


Figure 8. Large Signal Frequency Response vs. Supply Voltage


Figure 9. Small Signal Frequency Response vs. Temperature


Figure 10. Small Signal Frequency Response vs. Capacitive Load

## ADA4856-3



Figure 11. Harmonic Distortion vs. Frequency


Figure 12. Forward Isolation vs. Frequency


Figure 13. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 14. Harmonic Distortion vs. Frequency


Figure 15. Crosstalk vs. Frequency


Figure 16. Settling Time


Figure 17. Output Voltage Noise vs. Frequency


Figure 18. Small Signal Transient Response vs. Supply Voltage


TIME (10ns/DIV)
Figure 19. Small Signal Transient Response vs. Capacitive Load


Figure 20. Output Current Noise vs. Frequency


Figure 21. Large Signal Transient Response vs. Supply Voltage


TIME (10ns/DIV)
Figure 22. Large Signal Transient Response vs. Capacitive Load


TIME (10ns/DIV)
Figure 23. Small Signal Transient Response vs. Capacitive Load


Figure 24. Output Overdrive Recovery



TIME (10ns/DIV)
Figure 26. Large Signal Transient Response vs. Capacitive Load


Figure 27. Output Overdrive Recovery


Figure 28. Quiescent Current vs. Temperature


Figure 29. Offset Drift vs. Temperature


Figure 30. Output Impedance vs. Frequency


Figure 31. Output Saturation Voltage vs. Load Current


Figure 32. Quiescent Current vs. Supply Voltage

## THEORY OF OPERATION

The ADA4856-3 is a voltage feedback op amp that employs a new input stage that achieves a high slew rate while maintaining a wide common-mode input range. The input common-mode range of the ADA4856-3 extends from 200 mV below the negative rail to about 1 V from the positive rail. This feature makes the ADA4856-3 ideal for low voltage single-supply applications. In addition, this new input stage does not sacrifice noise performance for slew rate. At $14 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$, the ADA4856-3 is one of the lowest noise rail-to-rail output video amplifiers in the market.
Besides a novel input stage, the ADA4856-3 employs the Analog Devices, Inc., patented rail-to-rail output stage. This output stage makes an efficient use of the power supplies, allowing the op amp to drive up to three video loads to within 300 mV from both rails. In addition, this output stage provides the amplifier with very fast overdrive characteristics, an important property in video applications.

The ADA4856-3 comes in a 16-lead LFCSP that has an exposed thermal pad for lower operating temperature. This pad is connected internally to the negative rail. To avoid printed circuit board (PCB) layout problems, the ADA4856-3 features a new pinout flow that is optimized for video applications. As shown in Figure 4, the feedback and gain resistors are on-chip, which minimizes the number of components needed and improves the design layout. The ADA4856-3 is fabricated in Analog Devices dielectrically isolated eXtra Fast Complementary Bipolar 3 (XFCB3) process, which results in the outstanding speed and dynamic range displayed by the amplifier.


Figure 33. High Level Design Schematic

## APPLICATIONS INFORMATION

## USING THE ADA4856-3 IN GAINS EQUAL TO +1, -1

The ADA4856-3 was designed to offer outstanding video performance, simplify applications, and minimize board area.
The ADA4856-3 is a triple amplifier with on-chip feedback and gain set resistors. The gain is fixed internally at $\mathrm{G}=+2$. The inclusion of the on-chip resistors not only simplifies the design of the application but also eliminates six surface-mount resistors, saving valuable board space and lowering assembly costs. Whereas the ADA4856-3 has a fixed gain of $G=+2$, it can be used in other gain configurations, such as $G=-1$ and $G=+1$.

## Unity-Gain Operation

## Option 1

There are two options for obtaining unity gain $(\mathrm{G}=+1)$. The first is shown in Figure 34. In this configuration, the -IN input pin is tied to the output (feedback is now provided with the two internal $402 \Omega$ resistors in parallel), and the input is applied to the noninverting input. The noise gain for this configuration is 1 .


Figure 34. Unity Gain of Option 1

## Option 2

Another option exists for running the ADA4856-3 as a unitygain amplifier. In this configuration, the noise gain is +2 , see Figure 35. The frequency response and transient response for this configuration closely match the gain of +2 plots because the noise gains are equal. This method does have twice the noise gain of Option 1; however, in applications that do not require low noise, Option 2 offers less peaking and ringing. By tying the inputs together, the net gain of the amplifier becomes 1 . Equation 1 shows the transfer characteristic for the schematic shown in Figure 35.

$$
\begin{equation*}
V_{\text {OUT }}=V_{I N}\left(\frac{-R_{F}}{R_{G}}\right)+V_{I N}\left(\frac{R_{F}+R_{G}}{R_{G}}\right) \tag{1}
\end{equation*}
$$

which simplifies to $V_{\text {OUT }}=V_{\text {IN }}$.


Figure 35. Unity Gain of Option 2

## Inverting Unity-Gain Operation

In this configuration, the noninverting input is tied to ground and the input signal is applied to the inverting input. The noise gain for this configuration is +2 , see Figure 36 .


Figure 36. Inverting Configuration $(G=-1)$
Figure 37 shows the small signal frequency response for both gain of +1 (Option 1 and Option 2) and gain of -1 configurations. It is clear that $\mathrm{G}=+1$, Option 2 has better flatness and no peaking compared to Option 1.


Figure 37. $G=+1$ and $G=-1$

## ADA4856-3

## USING THE ADA4856-3 IN GAINS EQUAL TO +3, +4, AND +5

Depending on certain applications, it might be useful to have a fixed gain amplifier that can provide various gains. The advantage of having a fixed gain amplifier is the ease of layout, the reduced number of components needed, and the matching of the gain and feedback resistors.

## Gain of +3 Configuration

Figure 38 shows the ADA4856-3 used as an amplifier with a fixed gain of +3 . No external resistors are required, just a simple trace connecting certain inputs and outputs. Connect VIN to U1, which is set to a gain of +2 , and U 2 , which is set to unity. U 3 then takes the output of U 1 and gains it up by +2 and subtracts the output of U2 to produce Vout. As shown in Figure 41, the large signal frequency response for $\mathrm{G}=+3$ is flat out to 65 MHz , with a bandwidth of 165 MHz , a 2 V p-p output voltage, and a $100 \Omega$ load.


Figure 38. Gain of +3

## Gain of +4 Configuration

To get a gain of +4 , set one amplifier to a gain of +1 and set the other two amplifiers to a gain of +2 . Figure 39 shows $\mathrm{V}_{\text {IN }}$ going in U 2 at unity, then U 1 takes the output of U 2 and gains it by +2 , and then feeds it to U 3 , which also gains it by +2 to produce Vout.


Figure 39. Gain of +4

As shown in Figure 41, the large signal frequency response for $\mathrm{G}=+4$ is also flat out to 65 MHz , and it has a bandwidth of 180 MHz .

## Gain of +5 Configuration

The gain of +5 is very similar to the $\mathrm{G}=+3$ configuration but with U2 set to a gain of -1 , which ends up being added to twice the output of U 1 to generate Vour with $\mathrm{G}=+5$.


Figure 40. Gain of +5
Figure 41 shows the large signal frequency response of the three closed-loop gain sets $(+3,+4$, and +5 ) with flatness that extends to 65 MHz and $\mathrm{a}-3 \mathrm{~dB}$ bandwidth of 190 MHz .


Figure 41. Large Signal Frequency Response for All Three Gains

## 20 MHz ACTIVE LOW-PASS FILTER

The ADA4856-3 triple amplifier lends itself to higher order active filters. Figure 42 shows a $20 \mathrm{MHz}, 6$-pole, Sallen-Key low-pass filter.


Figure 42. 20 MHz , 6-Pole Low-Pass Filter
The filter has a gain of approximately 18 dB , which is set by three fixed gain of 2 stages, and a flat frequency response out to 14 MHz . This type of filter is commonly used at the output of a video DAC as a reconstruction filter. The frequency response of the filter is shown in Figure 43.


Figure 43. 20 MHz, Low-Pass Filter Frequency Response

## VIDEO LINE DRIVER

The ADA4856-3 was designed to excel in video driver applications. Figure 44 shows a typical schematic for a video driver operating on bipolar supplies.


Figure 44. Video Driver Schematic
In applications that require multiple video loads be driven simultaneously, the ADA4856-3 can deliver. Figure 45 shows the ADA4856-3 configured with triple video loads. Figure 46 shows the triple video load performance.


Figure 45. Video Driver Schematic for Triple Video Loads


Figure 46. Large Signal Frequency Response for Various Loads

## ADA4856-3

## SINGLE-SUPPLY OPERATION

The ADA4856-3 can operate in single-supply applications. Figure 47 shows the schematic for a single 5 V supply video driver. Resistors R2 and R4 establish the midsupply reference. Capacitor C2 is the bypass capacitor for the midsupply reference. Capacitor C 1 is the input coupling capacitor, and C6 is the output coupling capacitor. Capacitor C5 prevents constant current from being drawn through the internal gain set resistor. Resistor R3 sets the ac input impedance of the circuit.
For more information on single-supply operation of op amps, see "Avoiding Op-Amp Instability Problems In Single-Supply Applications", Analog Dialogue, Volume 35, Number 2, MarchMay, 2001, at www.analog.com.


Figure 47. AC-Coupled, Single-Supply Video Driver Schematic
In addition, the ADA4856-3 can be configured in dc-coupled, single-supply operation. The common-mode input voltage can go about 200 mV below ground, which makes it a true singlesupply part. However, in video applications, the black level is set at 0 V , which means that the output of the amplifier must go to the ground level as well. This part has a rail-to-rail output stage; it can go as close as 100 mV from either rail. Figure 48 shows the schematic for adding 50 mV dc offset to the input signal so that the output is not clipped while still properly terminating the input with $75 \Omega$.


Figure 48. DC-Coupled Single Supply Video Driver Schematic

## POWER DOWN

The ADA4856-3 is equipped with a $\overline{\mathrm{PD}}$ (power-down) pin for all three amplifiers. This allows the user to reduce the quiescent supply current when an amplifier is inactive. The power-down threshold levels are derived from the voltage applied to the $+\mathrm{V}_{\mathrm{s}}$ pin. When used in single-supply applications, this is especially useful with conventional logic levels. The amplifier is enabled when the voltage applied to the $\overline{\mathrm{PD}}$ pin is greater than $+\mathrm{V}_{s}-1.25 \mathrm{~V}$. In a 5 V single-supply application, the typical threshold voltage is +3.75 V , and in a 3.3 V dual-supply application, the typical threshold voltage is +2 V . The amplifier is also enabled when the $\overline{\mathrm{PD}}$ pin is left floating (not connected). However, the amplifier is powered down when the voltage on the $\overline{\mathrm{PD}}$ pin is lower than 2.5 V from +V . If the $\overline{\mathrm{PD}}$ pin is not used, it is best to connect it to the positive supply

Table 6. Power-Down Voltage Control

| $\overline{\text { PD }}$ Pin | $\mathbf{5}$ V | $\mathbf{\pm 2 . 5} \mathbf{~ V}$ | $\mathbf{3 . 3} \mathbf{~ V}$ |
| :--- | :--- | :--- | :--- |
| Not Active | $>3.75 \mathrm{~V}$ | $>1.25 \mathrm{~V}$ | $>2.05 \mathrm{~V}$ |
| Active | $<2 \mathrm{~V}$ | $<0 \mathrm{~V}$ | $<1.3 \mathrm{~V}$ |

## LAYOUT CONSIDERATIONS

As is the case with all high speed applications, careful attention to printed circuit board (PCB) layout details prevents associated board parasitics from becoming problematic. Proper RF design technique is mandatory. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near the input and output pins reduces stray capacitance. Locate termination resistors and loads as close as possible to their respective inputs and outputs. Keep input and output traces as far apart as possible to minimize coupling (crosstalk) though the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than about 1 inch) is recommended.

## POWER SUPPLY BYPASSING

Careful attention must be paid to bypassing the power supply pins of the ADA4856-3. Use high quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), to minimize supply voltage ripple and power dissipation. A large, usually tantalum, $10 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$ capacitor located in proximity to the ADA4856-3 is required to provide good decoupling for lower frequency signals. In addition, locate $0.1 \mu \mathrm{~F}$ MLCC decoupling capacitors as close to each of the power supply pins as is physically possible, no more than $1 / 8$ inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC
Figure 49.16-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Thin Quad (CP-16-4)
Dimensions shown in millimeters

| Model | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :---: | :---: | :---: | :---: | :---: |
| ADA4856-3YCPZ-R2 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP_VQ | CP-16-4 | 250 |
| ADA4856-3YCPZ-R71 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP_VQ | CP-16-4 | 1,500 |
| ADA4856-3YCPZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP_VQ | CP-16-4 | 5,000 |

[^0]
## ADA4856-3

NOTES

NOTES

## ADA4856-3

## NOTES


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

