DS100088

August 2006

LC018

 $\boldsymbol{\infty}$

×

 $\boldsymbol{\infty}$

Digital Crosspoint Switch, 1.485 Gbps

N**ational** Semiconductor

CLC018 8 x 8 Digital Crosspoint Switch, 1.485 Gbps **General Description** Features

The CLC018 is a fully differential 8x8 digital crosspoint switch capable of operating at data rates exceeding 1.485 Gbps per channel. Its non-blocking architecture utilizes eight independent 8:1 multiplexers to allow each output to be independently connected to any input and any input to be connected to any or all outputs. Additionally, each output can be individually disabled and set to a high-impedance state. This TRI-STATE feature allows flexible expansion to larger switch array sizes.

Low channel-to-channel crosstalk allows the CLC018 to provide superior all-hostile jitter of 50 pspp. This excellent signal fidelity along with low power consumption of 850 mW make the CLC018 ideal for digital video switching plus a variety of data communication and telecommunication applications.

The fully differential signal path provides excellent noise immunity, and the I/Os support ECL and PECL logic levels. In addition, the inputs may be driven single-ended or differentially and accept a wide range of common mode levels including the positive supply. Single +5V or -5V supplies or dual +5V supplies are supported. Dual supply mode allows the control signals to be referenced to the positive supply (+5V) while the high-speed I/O remains ECL compatible.

The double row latch architecture utilized in the CLC018 allows switch reprogramming to occur in the background during operation. Activation of the new configuration occurs with a single "configure" pulse. Data integrity and jitter performance on unchanged outputs are maintained during reconfiguration. Two reset modes are provided. Broadcast reset results in all outputs being connected to input port DIO. TRI-STATE Reset results in all outputs being disabled.

The CLC018 is fabricated on a high-performance BiCMOS process and is available in a 64-lead plastic quad flat pack (PQFP).

CLC018 Block Diagram


- Supports SMPTE 259M, SMPTE 344M, and SMPTE 292M
- Fully differential signal path
- Non-Blocking
- Flexible expansion to larger array sizes with very low power
- Single +5/–5V or dual ±5V operation
- **TRI-STATE** outputs
- Double row latch architecture
- 64-lead PQFP package

Applications

- Routing switchers
- Production switchers
- Master control switchers
- Telecom/datacom switchers
- Storage Area Network (SAM)
- Packet switching
- ATM SONET

Key Specifications

- High speed: >1.485 Gbps
- Low jitter:
 - <50 pspp for rates <500 Mbps <100 ps PP for rates <1.485 Gbps
- Low power; 850 mW with all outputs active
- Fast output edge speeds: 250 ps



© 2006 National Semiconductor Corporation

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC} –V _{EE})	-0.3V to +6.0V
V _{LL} Maximum	V_{CC} +6V
V _{LL} Minimum	$V_{\rm CC}$ –0.5V
Storage Temperature Range	−65°C to +150°C
Lead Temp. (Soldering 4 sec.)	+260°C
ESD Rating	TBD
Package Thermal Resistance	

θ _{JA} 64-Pin PQFP	75°C/W
θ_{JC} 64-Pin PQFP	15°C/W
Reliability Information	
Transistor Count	3000

Recommended Operating Conditions

Supply Voltage ($V_{CC} - V_{EE}$)	4.5V to 5.5V
Operating Temperature	-40°C to +85°C
V _{LL}	$V_{\rm CC}$ or $V_{\rm CC}$ +5V

Electrical Characteristics

 $(V_{\rm CC}=0V,~V_{\rm EE}=-5V,~V_{\rm LL}=0V;$ unless otherwise specified) (Note 4).

Parameter	Conditions	Тур +25°С	Min/Max +25°C	Min/Max -40°C to +85°C	Units
DYNAMIC PERFORMANCE		-	-	-	
Max. Data Rate/Channel (NRZ)	(Note 5)	1.485			Gbps
Channel Jitter	Data Rate <500 Mbps (Note 6)	50			ps _{PP}
	Data Rate <1.485 Gbps (Note 6)	100			ps _{PP}
Propagation Delay (input to output)		0.75			ns
Propagation Delay Match	(Note 7)	±200			ps
Output Rise/Fall Time	(Note 8)	250			ps
Duty Cycle Distortion	(Note 9)	10			ps
CONTROL TIMING: CONFIGURATION	- -				
OA Bus to LOAD \uparrow Setup Time (T ₁)		15			ns
LOAD \downarrow to OA Bus Hold Time (T ₂)		0			ns
IA Bus, TRI to LOAD \downarrow Setup Time (T ₃)		5			ns
LOAD \downarrow to IA Bus, TRI Hold Time (T ₄)		5			ns
Min Pulse Width: (T ₅)			•	•	
LOAD		10			ns
CNFG		10			ns
LOAD \uparrow to CNFG \uparrow Delay (T ₆)		0			ns
CNFG ↑ to Valid Delay (T 7)		20			ns
CNFG ↑ to Output TRI-STATE [®] Delay (T ₈)		20			ns
CNFG ↑ to Output Active Delay (T ₉)		70			ns
CONTROL TIMING: RESET (Note 11)				•	
TRI to RES \uparrow Setup Time (T ₁₀)		5			ns
RES \downarrow to TRI Hold Time (T ₁₁)		5			ns
Min Pulse Width: RES (T 12)		10			ns
RES \uparrow to TRI-STATE Mode Delay (T ₁₃)		20			ns
RES \uparrow to Broadcast Mode Delay (T ₁₄)		70			ns
STATIC PERFORMANCE	- ·				
Signal I/O:					
Min Input Swing, Differential	(Note 3)	150	200	200	mV _{PP}
Input Voltage Range Lower Limit		-2			V
Input Voltage Range Upper Limit		0.4			V
Input Bias Current	(Notes 3, 12)	1.5	0.4/3.1	0.3/3.8	µA/output
Output Current	(Note 3)	10.7	8.53/12.80	7.20/14.3	mA

Electrical Characteristics (Continued)

 $(V_{CC} = 0V, V_{EE} = -5V, V_{LL} = 0V;$ unless otherwise specified) (Note 4).

Parameter	Conditions	Тур +25°С	Min/Max +25°C	Min/Max –40°C to +85°C	Units
Output Voltage Swing	$R_{LOAD} = 75\Omega$	800	640/960	540/1060	mV
Output Voltage Range Lower Limit		-2.5			V
Output Voltage Range Upper Limit		0			V
Control Inputs:	·	•			
Input Voltage - HIGH V _{IH min}	(Note 3)	-1	-0.5	-0.5	V
Input Voltage - LOW V IL max	(Note 3)	-4	-4.5	-4.5	V
Input Voltage - HIGH V _{IH min}	V _{LL} = +5V (Note 3)	4	4.5	4.5	V
Input Voltage - LOW V IL max	V _{LL} = +5V (Note 3)	1	0.5	0.5	V
Input Current - HIGH	$V_{IH} = V_{LL}$ (Note 3)	1	0.2/2.0	0.1/2.5	μA
Input Current - LOW	$V_{IL} = V_{LL} - 5V$ (Note 3)	-100	-200/10	-250/15	μA
MISCELLANEOUS PERFORMANCE	·	•			
V _{CC} Supply Current	All Outputs Active (Notes 3, 13, 14)	157	127/202	119/217	mA
V _{CC} Supply Current	All Outputs TRI-STATE (Note 3)	7	3/11	2/12	mA
V _{LL} Supply Current	V _{LL} = 0V (Note 3)	2.5	1.7/3.3	1.5/3.5	mA
V _{LL} Supply Current	$V_{LL} = +5V$ (Note 3)	7			mA
Input Capacitance		1.5			pF
Output Capacitance		2			pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Note 3: J-level spec. is 100% tested at +25°C.

Note 4: V_{LL} and all V_{EE} supply pins are bypassed with 0.01 μF ceramic capacitor.

Note 5: Bit error rate less than 10^{-9} over 50% of the bit cell interval.

Note 6: Measured using a pseudo-random (2²³–1 pattern) binary sequence with all other channels active with an uncorrelated signal.

Note 7: Spread in propagation delays for all input/output combinations.

Note 8: Measured between the 20% and 80% levels of the waveform.

Note 9: Difference in propagation delay for output low-to-high vs. output high-to-low transition.


Note 10: Refer to the Configuration Timing Diagram.

Note 11: Refer to the Reset Timing Diagram.


Note 12: The bias current for high speed data input depends on the number of data outputs that are selecting that input.

Note 13: The V_{CC} supply current is a function of the number of active data outputs. I_{VCC} 18*N + 7 mA where N is an integer from 0 to 8.

Note 14: $I_{VEE} = I_{VCC} + I_{VLL}$.



Connection Diagram



See NS Package Number VJQ64A

Pin Descriptions

POWER PINS

 $V_{\rm CC}$ is the most positive rail for the data path. When the data levels are ECL compatible, then $V_{\rm CC}$ should be connected to GND. For PECL data (+5V referenced ECL), $V_{\rm CC}$ is connected to the +5V supply. Please refer to the device operation section in this datasheet for recommendations on the bypassing and ground/power plane requirements of this device.

 V_{EE} is the most negative rail for the data path. When the data levels are ECL compatible, then V_{EE} is connected to a –5.2V power supply. For PECL data (+5V referenced ECL), V $_{\text{EE}}$ is connected to GND.

 V_{LL} is the logic-level power supply. If the control signals are referenced to +5V, V_{LL} is connected to a +5V supply. If control signals are ECL compatible, V_{LL} is connected to GND.

DATA INPUT PINS

DI0 and $\overline{\text{DI0}}$ through DI7 and $\overline{\text{D17}}$ are the data input pins to the CLC018. Depending upon how the Power pins are connected (please refer to the Power Pin section above) the data may be either differential ECL, or differential PECL. To drive the CLC018 inputs with a single-ended signal, please refer to the section "Using Single-Ended Data" in the OP-ERATION section of this datasheet.

DATA OUTPUT PINS

DO0 and $\overline{\text{DO0}}$ through DO7 and $\overline{\text{DO7}}$ are the data output pins of the CLC018. The CLC018 outputs are differential current outputs which can be converted to ECL or PECL compatible outputs through the use of load resistors. Please refer to the "Output Interfacing" paragraph in the OPERA-TION section of this datasheet for more details.

CONTROL PINS

IA2, IA1 and IA0 are the three bit input selection address bus. The input port to be addressed is placed on this bus. IA2 is the Most Significant Bit (MSB). If input port 6 is to be addressed, IA2, IA1, IA0 should have 1, 1, 0 asserted on them. The IA bus should be driven with CMOS levels, if V_{LL} is +5V. These levels are thus +5V referenced (standard CMOS). If V_{LL} is connected to GND, the input levels are referenced to the -5V and GND supplies.

OA2, OA1 and OA0 are the output selection address bus. The output port selected by the OA bus is connected to the input port selected on the IA bus when the data is loaded into the configuration registers. OA2 is the MSB. If OA2, OA1, OA0 are set to 0, 0, 1; then output port 1 will be selected.


CS is an active-high chip select input. When CS is high, the RES, LOAD, and CNFG pins will be enabled.

LOAD is the latch control for the LOAD register. When LOAD is high, the load register is transparent. Outputs follow the state of the IA bus, and are presented to the inputs of the Configuration register selected by the OA bus. When LOAD is low, the outputs of the Load register are latched.

RES is the reset control of the configuration and load registers. A high-going pulse on the RES pin programs the switch matrix to one of two possible states: with TRI low, all outputs are connected to input #0; with TRI high, all outputs are put in TRI-STATE condition.

TRI will program the selected output to be in a high impedance or TRI-STATE condition. To place an output in TRI-STATE, assert a logic-high level on the TRI input when the desired input and output addresses are asserted on the respective address inputs and strobe the LOAD input as depicted in the "Configuration Truth Table". To enable an output, assert a logic-low level on the TRI input together with the appropriate addresses and strobe the LOAD input as previously described.

CNFG is the configuration register latch control. When CNFG is high the Configuration register is made transparent, and the switch matrix is set to the state loaded into the Load registers. When CNFG is low, the state of the switch matrix is latched.







FIGURE 3. Timing Diagram—Switch Configuration

Operation

INPUT INTERFACING

The inputs to the CLC018 are high impedance differential inputs (see the equivalent input circuit in *Figure 4*). The CLC018 can be operated with either ECL or PECL (+5V referenced ECL), depending upon the power supply connections. The inputs are differential and must both be within the range of $V_{\rm CC}-2V$ to $V_{\rm CC}+0.4V$ in order to function properly.





Operation (Continued)

SINGLE ENDED INPUTS

Differential inputs are the preferred method of providing data to the CLC018, however, there are times when the only signal available is single ended. To use the CLC018 with a single ended input, the unused input pin needs to be biased at a point higher than the low logic level, and lower than the high logic level. For best noise performance, the middle of the range is best. For ECL signals this point is about 2 diode drops below ground. It is possible to bias the unused input with a low-pass filtered version of the data, as shown in Figure 5. In some coding schemes there are pathological patterns that result in long sequences with no data transitions. During these patterns, the bias on the unused input will drift towards the other input reducing the noise immunity which makes this scheme undesirable. The most robust solution for single ended inputs is to place a comparator with hysteresis in front of the CLC018. Such a part is the MC10E1652. See Figure 6 for an example of how to hook this up.




FIGURE 5. Single Ended Input to CLC018




FIGURE 6. Single Ended Input to CLC018

OUTPUT INTERFACING

The outputs of the CLC018 are differential, current source outputs. They can be converted to ECL compatible levels with the use of resistive loads as shown in *Figure 7*. The output swings will have a similar temperature coefficient to 10KECL if a 1N4148 diode is used to set V_{OH}. For most commercial temperature range applications, a 75 Ω resistor can be used as shown in *Figure 8*. Many circuits with differential inputs, such as the CLC016 Data Retimer With Automatic Rate Selection, do not require true ECL levels, so the load resistors can be connected directly to the positive rail as shown in *Figure 9*.




FIGURE 7. Generating 10k ECL Outputs




FIGURE 8. Generating ECL Outputs





FIGURE 9. Connecting the CLC018 to the CLC016

OUTPUT SIGNAL QUALITY

The output signal eye pattern shown in *Figure 10* was acquired using an Agilent 86100A scope and 86112A plug in along with a TEK P6330 3GHz differential probe. The differential signal was probed across the output pins of the CLC018. 75 Ohm pull up resistor were used as shown in *Figure 9*. A PRBS23 pattern was driven through the part, and the resulting eye pattern is shown in *Figure 10*. The eye pattern is affected by the HF roll-off of the probe which degrades the output transition time and affects jitter. Even with this loading the CLC018 provides excellent signal quality and low jitter at 1.485 Gbps. Note 150 ps/div and 250 mV/div

Operation (Continued)



10008826

FIGURE 10. 1.485 Gbps Eye Pattern

POWER SUPPLIES, GROUNDING AND BYPASSING

The CLC018 uses separate power supplies for control and data circuitry. Data circuitry is supplied via $V_{\rm CC}$ and control circuitry via $V_{\rm LL}.$ Supply connection $V_{\rm EE},$ the negative-most supply, is the common return for both. Connection details for the different powering modes is shown in *Table 1*.

Internal and external capacitances, normal and parasitic, must be charged and discharged with changes in output voltage. Charging current depends upon the size of these capacitances and the rate of change of voltage. At the fast transition times of the CLC016, small amounts of stray capacitance at outputs can produce large output and supply transient currents. Controlling transient currents requires particular attention to minimizing stray capacitances and to providing effective bypassing in the design. Good and effective bypassing consisting of 0.01 μ F to 0.1 μ F monolithic ceramic and 4.7 μ F to 10 μ F, 35V tantalum capacitors. These capacitors should be placed as close to power pins as practical and tightly connected to the power plane sandwich using multiple vias. Needless to say, multilayer board technology should be employed for the CLC018 and similar high-frequency-capability devices.

CONFIGURING THE SWITCH

The CLC018 can be configured so that any output may be independently connected to any input and any input be connected to any or all outputs. Each output may be independently enabled or placed in a high-impedance state.

Data controlling the switch matrix and output mode are stored in two ranks of eight, 4-bit registers, one register per output. The three most-significant bits in each register identify the input to be connected to that output. The leastsignificant bit controls whether the output is active or TRI-STATE. A particular register in the first rank, the LOAD REGISTERS, is selected by a 3-bit word placed on the output address (OA) bus. Data to be written into the load register, consisting of the 3-bit address of the input to be connected to that output and the output-enable control bit, are placed on the input address (IA) bus. Input data is stored in the load registers at the low-to-high transition of the LOAD input pin with chip-select (CS) high-true. The contents of the load registers are transferred to the second rank of CON-FIGURATION REGISTERS at the low-to-high transition of the CNFG input signal (with CS high). This causes the state of the entire switch matrix to be set to the selected configuration.

The entire crosspoint may be placed in an initializing state, with all outputs connected to input-0 and with all outputs either enabled or TRI-STATE. To do so, hold TRI low to make outputs active, or high to place outputs in TRI-STATE, and apply a high-going pulse to the RES input pin (with CS high).

In summary, outputs are configured by:

- a) first placing the 3-bit address of that output on the OA bus together with
- b) the 3-bit address of the input to be connected to that output on the IA bus,
- c) the output-enable (TRI-STATE) control bit for that output on the IA bus,
- d) making chip-select (CS) true, and then
- e) providing a high-going pulse to the LOAD input pin.
- f) Repeat these four steps for each output to be configured.

The entire crosspoint matrix may now be configured with the data held in the load registers. To implement the configuration, apply a high-going pulse to the CNFG input pin. The contents of the load registers are transferred to the configuration registers and the new configuration of all crosspoints is effected.

The CLC018 Configuration Truth Table is shown at the end of the datasheet.

EXPANDING THE SWITCH SIZE

The CLC018 was designed for easy expansion to larger array sizes without paying a significant penalty in either speed or power. The power dissipation of the expanded array will be dominated by the number of active outputs, therefore power will increase linearly with the array size even though the number of components required increases as the square of the array size. As an example, a single CLC018 can be used for an 8x8 array, and it will dissipate about 0.85W. A 32 x 32 array will require 16 CLC018s and will consume only about 4W.


Operation (Continued)

Supply Operation	Single –5V	Single +5V	Dual ±5V ECL		
I/O Data Level	ECL	PECL			
Control Signal Low/High	–5V/GND	GND/+5V	GND/+5V		
Connection	V _{CC} V _{LL} V _{EE} 0.01µF ↓ -5V	0.01µF Vcc V _{EE} V _{EE}	+5V 0.01µF Vcc VLL VEE -5V		
Key Information	1. Bypass each V_{EE} supply with a 0.01 µF capacitor. 2. Connect V_{CC} and V_{LL} to the ground plane. 3. A power plane isn't required for V_{EE} but can be used.	1. Bypass each V_{CC} supply with a 0.01 µF capacitor. 2. Bypass the V_{LL} supply with a 0.01 µF. 3. Connect V_{EE} to the ground plane. 4. Use a +5V power plane for V_{CC} .	1. Bypass each V_{EE} supply with a 0.01 µF capacitor. 2. Bypass the V_{LL} supply with a 0.01 µF. 3. Connect V_{CC} to the ground plane. 4. A power plane isn't required for +5V (V_{LL}) or -5V (V_{EE}) supplies. but can be used.		

EXPANDING THE NUMBER OF OUTPUT PORTS

To expand the number of output ports in a switch array, the inputs of multiple CLC018s are connected in parallel. The bus used to connect the input ports should be a controlled impedance transmission line as shown in *Figure 11*. To

control the switch array, the IA, OA and TRI busses are all connected in parallel and a decoder is used to assert high the CS of the CLC018 that is to be addressed. This is also shown in *Figure 11*.







EXPANDING THE NUMBER OF INPUT PORTS

Expanding the number of inputs in a switch array is accomplished by wire-ORing the outputs together, and TRI-STATEing the outputs of the CLC018s that do not have their inputs selected. The output bus should be a controlled impedance transmission line with proper termination. This is shown in *Figure 12*. The circuit uses a 1-of-2 decoder with complemented outputs to control the TRI pins of the CLC018s in the array. Thus, all CLC018s are programmed simultaneously, and all of them, except for the one with the selected input, are placed in the TRI-STATE mode.

EXPANDING BOTH INPUTS AND OUTPUTS

To increase both the number of inputs and outputs in an array, apply both the input port and output port expansion techniques simultaneously. In *Figure 13*, this is shown for the case of a 24 input by 32 output switch array. Note that both input and output busses need to be controlled impedance transmission lines. The CS pins for rows of CLC018s are connected together and become the row select inputs, whereas the TRI pins are connected together for the columns of CLC018s and become the column select pins.





Operation (Continued)

CALCULATING THE POWER DISSIPATION IN AN EXPANDED ARRAY

The CLC016 dissipates about 100 mW per active output plus about 50 mW quiescent power. With all outputs active, this is about 850 mW. In an expanded array, all devices will dissipate quiescent power, but only those devices with active outputs will dissipate the 100 mW/output. So, an N-by-M device array (an 8xN-input-by-8xM-output switch) with all outputs active will dissipate N x M x 50 mW + 8 x M x 100 mW. A 32-input x 32-output (4 x 4 device) switch array dissipates 4 x 4 x 50 mW + 8 x 4 x 100 mW = 4W.

CONTROLLED IMPEDANCE TRANSMISSION LINES AND OTHER LAYOUT TECHNIQUES

All transmission lines whose length is greater than 1/4 wavelength of the highest frequencies present in the transmitted signal require proper attention to impedance control to avoid distortion of the signal. Digital signals are especially susceptible to distortion due to poorly controlled line characteristics and reflections. With its 250 ps output transitions, which imply a bandwidth of 4 GHz or more, transmission lines driven by the CLC018 must be carefully designed and correctly terminated. Either microstrip line, which resides on the outer surfaces of a printed circuit board and paired with an image ground plane, or stripline, which is sandwiched in an inner layer between image ground planes, may be used in CLC018 designs. With either line type, it is important to maintain a uniform characteristic impedance over the entire extent of the transmission line system. Likewise, the receiving end of these lines must be terminated in a resistance equal to the characteristic impedance to preserve signal fidelity. Figure 14 shows representative methods of interfacing to and from the CLC018.


Often, when voltage-mode drivers, such as ECL, with low output impedance (also called equivalent generator resis-

tance) are used to drive bus networks, a series resistor connects the output of the amplifier to the transmission line. This resistor serves both as a termination for any signals travelling toward the source- end of the line and as the series leg of a voltage divider (with the transmission line as the shunt leg) to reduce the transmitted signal level. This resistor's correct value is Z_O - R _{OUT}. However, a value equal to Z_O may be used successfully in most situations. The receiving end of the line is terminated in a resistance equal to the value of Z_O of the receiving end of the line. A resistance equal to the line's Z_O works in most situations. In cases where the bus is heavily loaded, the receiving end termination's value may need to be reduced to the loaded- Z_O of the line. (Please see the material on distributed loading effects on line characteristics in the Fairchild F100K ECL 300 Series Databook and Design Guide).

Current-mode drivers, with their high equivalent generator resistance, when used as bus drivers require a resistance equal to Z_{O} at each end of the bus to either power or ground as appropriate for the design.

A detailed discussion of digital transmission line design techniques is beyond the scope of this data sheet, but many good references are available from National Semiconductor and others. Extensive material is available in the *National Interface Databook*, the *Fairchild F100K ECL 300 Series Databook and Design Guide* and the *Motorola MECL System Design Handbook*.

Especially useful is the National Semiconductor *Transmission Line RAPIDESIGNER*[©] Sliderule and user manual *AN-905*. The RAPIDESIGNER is available by calling the National Semiconductor Customer Response Center in your area and asking for either Literature Number 633200-001 (ISO Metric units) or 633201-001 (English units). The User Manual for both versions is Literature Number 100905-002 and is available on our WEB Site at http://www.national.com as *AN-905*.



	1	1		1		onfigurat			1		1
IA2	IA1	IA0	OA2	OA1	OA0	TRI	RES	LOAD	CNFG	CS	Condition of Device
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	NO CHANGE
Х	X	Х	Х	Х	Х	0	л	Х	Х	1	Load I/P 0 to All O/P
Х	X	Х	Х	Х	Х	1	л	Х	Х	1	TRI-STATE All O/P (
Х	X	Х	0	0	0	1	0	-	0	1	TRI-STATE O/P 0
Х	Х	Х	0	0	1	1	0	-	0	1	TRI-STATE O/P 1
Х	X	Х	0	1	0	1	0	Ļ	0	1	TRI-STATE O/P 2
Х	X	Х	С	В	A	1	0	Ļ	0	1	TRI-STATE O/P CB/
•	•	•	•	•	•	٠	•	٠	•	•	•
R	Q	Р	С	В	A	0	0	л	0	1	Load I/P PQR to O/F CBA and Enable O/F CBA
•	•	•	•	•	•	•	•	•	•	•	•
0	0	0	0	0	0	0	0	Г	0	1	Load I/P 0 to O/P 0
0	0	0	0	0	1	0	0	л	0	1	Load I/P 0 to O/P 1
0	0	0	0	1	0	0	0	л	0	1	Load I/P 0 to O/P 2
0	0	0	0	1	1	0	0	л	0	1	Load I/P 0 to O/P 3
0	0	0	1	0	0	0	0	л	0	1	Load I/P 0 to O/P 4
0	0	0	1	0	1	0	0	л	0	1	Load I/P 0 to O/P 5
0	0	0	1	1	0	0	0	л	0	1	Load I/P 0 to O/P 6
0	0	0	1	1	1	0	0	л	0	1	Load I/P 0 to O/P 7
0	0	1	0	0	0	0	0	л	0	1	Load I/P 1 to O/P 0
0	0	1	0	0	1	0	0	л	0	1	Load I/P 1 to O/P 1
0	0	1	0	1	0	0	0	л	0	1	Load I/P 1 to O/P 2
0	0	1	0	1	1	0	0	л	0	1	Load I/P 1 to O/P 3
•	•	•	•	•	•	٠	•	•	•	•	•
0	0	1	1	1	1	0	0	л	0	1	Load I/P 1 to O/P 7
•	•	•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	0	0	0	л	0	1	Load I/P 7 to O/P 6
1	1	1	1	1	1	0	0	л	0	1	Load I/P 7 to O/P 7
х	Х	Х	Х	Х	Х	Х	0	0	л	1	Activate New Configuration

