

Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC74VHC4066 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The VHC4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances ($R_{\rm ON}$) are much more linear over input voltage than $R_{\rm ON}$ of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage-level translators, see the VHC4316.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range $(V_{CC} GND) = 2.0$ to 12.0 Volts
- Analog Input Voltage Range (V_{CC} GND) = 2.0 to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates
- These devices are available in Pb-free package(s). Specifications herein
 apply to both standard and Pb-free devices. Please see our website at
 www.onsemi.com for specific Pb-free orderable part numbers, or
 contact your local ON Semiconductor sales office or representative.

MC74VHC4066




D SUFFIX 14-LEAD SOIC PACKAGE CASE 751A-03



DT SUFFIX 14-LEAD TSSOP PACKAGE CASE 948G-01

ORDERING INFORMATION

MC74VHCXXXXD SOIC MC74VHCXXXXDT TSSOP



FUNCTION TABLE

| On/Off Control | State of |
|----------------|---------------|
| Input | Analog Switch |
| L | Off |
| H | On |




Figure 1. Logic Diagram

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|--|----------------------------|------|
| V _{CC} | Positive DC Supply Voltage (Referenced to GND) | - 0.5 to + 14.0 | V |
| V _{IS} | Analog Input Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| V _{in} | Digital Input Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| I | DC Current Into or Out of Any Pin | ± 25 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | °C |

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Min | Max | Unit |
|---------------------------------|--|-------------------|------------------|----------------------------------|------|
| V _{CC} | Positive DC Supply Voltage (Referenced to GND) | | 2.0 | 12.0 | V |
| V _{IS} | Analog Input Voltage (Referenced to GND) | | GND | V_{CC} | V |
| V _{in} | Digital Input Voltage (Referenced to GND) | | | V_{CC} | V |
| V _{IO} * | Static or Dynamic Voltage Across Switch | | | 1.2 | V |
| T _A | Operating Temperature, All Package Types | | - 55 | + 125 | °C |
| t _r , t _f | Input Rise and Fall Time, ON/OFF Control Inputs (Figure 14) $V_{CC} = 2.$ $V_{CC} = 3.$ $V_{CC} = 4.$ $V_{CC} = 9.$ $V_{CC} = 12.$ | 0 V 5 V 0 V | 0 0 0 0 | 1000 600 500 400 250 | ns |

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

[†]Derating — SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTIC Digital Section (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | | |
|-----------------|---|---|----------------------------------|----------------------------------|----------------------------------|----------------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Voltage ON/OFF Control Inputs | R _{on} = Per Spec | 2.0 3.0 4.5 9.0 12.0 | 1.5 2.1 3.15 6.3 8.4 | 1.5 2.1 3.15 6.3 8.4 | 1.5 2.1 3.15 6.3 8.4 | ٧ |
| V _{IL} | Maximum Low-Level Voltage ON/OFF Control Inputs | R _{on} = Per Spec | 2.0 3.0 4.5 9.0 12.0 | 0.5 0.9 1.35 2.7 3.6 | 0.5 0.9 1.35 2.7 3.6 | 0.5 0.9 1.35 2.7 3.6 | V |
| l _{in} | Maximum Input Leakage Current ON/OFF Control Inputs | V _{in} = V _{CC} or GND | 12.0 | ± 0.1 | ± 1.0 | ± 1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{in} = V _{CC} or GND V _{IO} = 0 V | 6.0 12.0 | 2 4 | 20 40 | 40 160 | μΑ |

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | mit | |
|------------------|--|--|------------------------------------|------------------|-----------------|-------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| R _{on} | Maximum "ON" Resistance | $\begin{split} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to GND} \\ &I_{S} \leq 2.0 \text{ mA} \\ &(\text{Figures 2 through 7}) \end{split}$ | 2.0† 3.0† 4.5 9.0 12.0 | 120 70 70 | 160 85 85 | 200 100 100 | Ω |
| | | $\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ or GND (Endpoints)} \\ &I_{S} \leq 2.0 \text{ mA} \\ &(\text{Figures 2 through 7)} \end{aligned}$ | 2.0 3.0 4.5 9.0 12.0 | 70 50 30 | 85 60 60 | 100 80 80 | |
| ΔR_{on} | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - GND) \\ &I_{S} \leq 2.0 \; mA \end{aligned}$ | 2.0 4.5 9.0 12.0 | 20 15 15 | 25 20 20 | 30 25 25 | Ω |
| l _{off} | Maximum Off-Channel Leakage Current, Any One Channel | $V_{\text{in}} = V_{\text{IL}}$ $V_{\text{IO}} = V_{\text{CC}}$ or GND Switch Off (Figure NO TAG) | 12.0 | 0.1 | 0.5 | 1.0 | μΑ |
| l _{on} | Maximum On-Channel Leakage Current, Any One Channel | $V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Figure NO TAG) | 12.0 | 0.1 | 0.5 | 1.0 | μΑ |

[†]At supply voltage (V_{CC}) approaching 3 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, ON/OFF Control Inputs: t_r = t_f = 6 ns)

| | | | Gu | Guaranteed Limit | | |
|--------------------|--|-----------------|-----------------|------------------------|----------------------|------|
| Symbol | Parameter | V _{CC} | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| | Maximum Propagation Delay, Analog Input to Analog Output | 2.0 | 40 | 50 | 60 | ns |
| t _{PLH} , | (Figures 18 and 13) | 3.0 | 30 | 40 | 50 | 115 |
| t _{PHL} | (Figures 10 drid 10) | 4.5 | 5 | 7 | 8 | |
| | | 9.0 | 5 | 7 | 8 | |
| | | 12.0 | 5 | 7 | 8 | |
| t _{PLZ} , | Maximum Propagation Delay, ON/OFF Control to Analog Output | 2.0 | 80 | 90 | 110 | ns |
| t _{PHZ} | (Figures 14 and 15) | 3.0 | 60 | 70 | 80 | |
| | | 4.5 | 20 | 25 | 35 | |
| | | 9.0 | 20 | 25 | 35 | |
| | | 12.0 | 20 | 25 | 35 | |
| t _{PZL} , | Maximum Propagation Delay, ON/OFF Control to Analog Output | 2.0 | 80 | 90 | 100 | ns |
| t_{PZH} | (Figures 14 and 15) | 3.0 | 45 | 50 | 60 | |
| | | 4.5 | 20 | 25 | 30 | |
| | | 9.0 | 20 | 25 | 30 | |
| | | 12.0 | 20 | 25 | 30 | |
| С | Maximum Capacitance ON/OFF Control Input | _ | 10 | 10 | 10 | pF |
| | Control Input = GND | | | | | |
| | Analog I/O | | 35 | 35 | 35 | |
| | Feedthrough | | 1.0 | 1.0 | 1.0 | |
| | | | Typical | @ 25°C, V _C | _C = 5.0 V | |
| 0 | D D: : :: 0 :: (D O :: 1) (E: 17) t | | | 45 | | 1 _ |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|-----------------|---|---|----|
| C _{PD} | Power Dissipation Capacitance (Per Switch) (Figure 17)* | 15 | pF |
| *Used to dete | ermine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}^2$ | · | _ |

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| Symbol | Parameter | Test Conditions | V _{CC} | Limit* 25°C 74HC | Unit |
|--------|--|---|--------------------|------------------------|------------------|
| BW | Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure NO TAG) | f_{in} = 1 MHz Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V _{OS} Increase f_{in} Frequency Until dB Meter Reads $-$ 3 dB R_L = 50 Ω , C_L = 10 pF | 4.5 9.0 12.0 | 150 160 160 | MHz |
| _ | Off-Channel Feedthrough Isolation (Figure NO TAG) | $f_{in} \equiv$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω , C_L = 50 pF | 4.5 9.0 12.0 | - 50 - 50 - 50 | dB |
| | | f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF | 4.5 9.0 12.0 | - 40 - 40 - 40 | |
| _ | Feedthrough Noise, Control to Switch (Figure NO TAG) | $\begin{array}{l} V_{in} \leq \text{ 1 MHz Square Wave } (t_r = t_f = 6 \text{ ns}) \\ \text{Adjust R}_L \text{ at Setup so that I}_S = 0 \text{ A} \\ \text{R}_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{array}$ | 4.5 9.0 12.0 | 60 130 200 | mV _{PP} |
| | | R_L = 10 kΩ, C_L = 10 pF | 4.5 9.0 12.0 | 30 65 100 | |
| _ | Crosstalk Between Any Two Switches (Figure 16) | $ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $ | 4.5 9.0 12.0 | - 70 - 70 - 70 | dB |
| | | f_{in} = 1.0 MHz, R_L = 50 Ω , C_L = 10 pF | 4.5 9.0 12.0 | - 80 - 80 - 80 | |
| THD | Total Harmonic Distortion (Figure 20) | $\begin{split} f_{in} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} = \text{THD}_{Measured} - \text{THD}_{Source} \\ V_{IS} = 4.0 \text{ Vpp sine wave} \\ V_{IS} = 8.0 \text{ Vpp sine wave} \\ V_{IS} = 11.0 \text{ Vpp sine wave} \end{split}$ | 4.5 9.0 12.0 | 0.10 0.06 0.04 | % |

*Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 2. Typical On Resistance, $V_{CC} = 2.0 \text{ V}$




Figure 3. Typical On Resistance, V_{CC} = 4.5 V




Figure 4. Typical On Resistance, V_{CC} = 6.0 V




Figure 5. Typical On Resistance, V_{CC} = 9.0 V




Figure 6. Typical On Resistance, V_{CC} = 12 V




Figure 7. On Resistance Test Set-Up




Figure 8. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up





Figure 9. Maximum On Channel Leakage Current, Test Set-Up



*Includes all probe and jig capacitance.

Figure 10. Maximum On-Channel Bandwidth
Test Set-Up






Figure 11. Off-Channel Feedthrough Isolation, Test Set-Up

*Includes all probe and jig capacitance.



*Includes all probe and jig capacitance.

Figure 12. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up



*Includes all probe and jig capacitance.

ON

SELECTED CONTROL **INPUT**

ANALOG IN


14

TEST

POINT

Figure 18. Propagation Delays, Analog In to **Analog Out**






POSITION 1 WHEN TESTING t_{PHZ} AND t_{PZH} POSITION (2) WHEN TESTING t_{PLZ} AND t_{PZL} **(2**) $1\,k\Omega$ o TEST POINT ON/OFF **SELECTED** CONTROL **INPUT**

Figure 14. Propagation Delay, ON/OFF Control to Analog Out

Figure 15. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 16. Crosstalk Between Any Two Switches, Test Set-Up





Figure 17. Power Dissipation Capacitance Test Set-Up

^{*}Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 20. Total Harmonic Distortion, Test Set-Up

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked-up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages $V_{\mbox{\footnotesize CC}}$ and GND. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In






Figure 21. 12 V Application




Figure 19. Plot, Harmonic Distortion

the example below, the difference between $\ensuremath{V_{CC}}$ and $\ensuremath{\mathsf{GND}}$ is twelve volts. Therefore, using the configuration in Figure 21, a maximum analog signal of twelve volts peak-to-peak can

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 22. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (high current surge protectors). Mosorbs are fast turn-on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 22. Transient Suppressor Application




Figure 23. LSTTL/NMOS to HCMOS Interface




Figure 24. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see VHC4316)





Figure 25. 4-Input Multiplexer

Figure 26. Sample/Hold Amplifier

OUTLINE DIMENSIONS

D SUFFIX SOIC-14 **CASE 751A-03 ISSUE F**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 8.55 | 8.75 | 0.337 | 0.344 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 | BSC | 0.050 | BSC |
| ٦ | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0 ° | 7° | 0 ° | 7° |
| Р | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

DT SUFFIX TSSOP CASE 948G-01 **ISSUE 0**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- (0.06) PER SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INC | HES |
|-----|--------|----------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 | BSC |
| Н | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | 6.40 BSC | | BSC |
| M | 0° | 8° | 0° | 8° |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

MC74VHC4066/D