## SPST 4-Channel Analog Switch

The DG211 is a low cost, CMOS monolithic, Quad SPST analog switch. It can be used in general purpose switching applications for communications, instrumentation, process control and computer peripheral equipment and provides true bi-directional performance in the ON condition and blocks signals to $30 V_{P-P}$ in the OFF condition.

## Ordering Information

| $\begin{array}{c}\text { PART } \\ \text { NUMBER }\end{array}$ | $\begin{array}{c}\text { PART } \\ \text { MARKING }\end{array}$ | $\begin{array}{c}\text { TEMP. } \\ \text { RANGE ( }\end{array}$ |
| :--- | :--- | :---: | :--- | :--- |
| ${ }^{\circ}$ C) |  |  |$)$ PACKAGE | PKG. |
| :---: |
| DWG. \# |$|$

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
**Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Features

- Switches $\pm 15 \mathrm{~V}$ Analog Signals
- TTL Compatibility
- Logic Inputs Accept Negative Voltages
- ron (Max).
- Pb-Free Available (RoHS Compliant)


## Functional Block Diagram



TRUTH TABLE

| LOGIC | DG211 |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

Logic "0" $\leq 0.8 \mathrm{~V}$, Logic " 1 " $\geq 2.4 \mathrm{~V}$

## Pinout

## DG211

(16 LD PDIP, SOIC, TSSOP)
TOP VIEW


## Schematic Diagram



## Absolute Maximum Ratings

| V+ to V- | 44V |
| :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ to Ground | V - to $\mathrm{V}+$ |
| $\mathrm{V}_{\mathrm{L}}$ to Ground | -0.3V to 25V |
| $\mathrm{V}_{\mathrm{S}}$ or $\mathrm{V}_{\mathrm{D}}$ to $\mathrm{V}+$. | OV to -36V |
| $V_{S}$ or $V_{D}$ to $V$ - | OV to 36V |
| V+ to Ground | 25 V |
| V- to Ground. | -25V |
| Current, any Terminal Except S or D | 30 mA |
| Continuous Current, S or D | 20mA |
|  | 70 mA |

## Operating Conditions

Temperature Range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package* | 100 |
| SOIC Package | 120 |
| TSSOP Package | 150 |
| Maximum Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | C to $+150^{\circ} \mathrm{C}$ |
| Pb-free reflow profile http://www.intersil.com/pbfree/Pb-F | e link below |
| *Pb-free PDIPs can be used for processing only. They are not intend processing applications. | ave solder flow solder |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications $\quad \mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS |  | MIN <br> (Notes 2, 6) | TYP <br> (Note 3) | $\begin{gathered} \text { MAX } \\ (\text { Notes 2, 6) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, t ON | See Figure 1$V_{S}=10 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF}$ |  | - | 460 | - | ns |
| Turn-OFF Tim <br> toff1 <br> toff2 |  |  |  |  |  |  |
|  |  |  | - | 360 | - | ns |
|  |  |  | - | 450 | - | ns |
| OFF Isolation, OIRR (Note 5) | $\begin{aligned} & V_{I N}=5 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, V_{S}=1 V_{R M S}, \\ & f=100 \mathrm{kHz} \end{aligned}$ |  | - | 70 | - | dB |
| Crosstalk (Channel-to-Channel), CCRR |  |  | - | -90 | - | dB |
| Source OFF-Capacitance, $\mathrm{C}_{\text {S(OFF) }}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | - | 5 | - | pF |
| Drain OFF-Capacitance, $\mathrm{C}_{\text {( }}$ (OFF) |  |  | - | 5 | - | pF |
| Channel ON-Capacitance, $\mathrm{C}_{\mathrm{D}(\mathrm{ON})}+\mathrm{C}_{\text {S(ON) }}$ |  |  | - | 16 | - | pF |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Current with Voltage High, $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ |  | -1.0 | -0.0004 | - | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}$ |  | - | 0.003 | 1.0 | $\mu \mathrm{A}$ |
| Input Current with Voltage Low, $\mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | -1.0 | -0.0004 | - | $\mu \mathrm{A}$ |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, V ${ }_{\text {ANALOG }}$ |  |  | -15 | - | 15 | V |
| Drain-Source ON-Resistance, $\mathrm{r}_{\text {DS(ON) }}$ | $\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ |  | - | 150 | 175 | $\Omega$ |
| Source OFF Leakage Current, ${ }_{\text {S }}(\mathrm{OFF})$ | $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}$ | $\mathrm{V}_{S}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | - | 0.01 | 5.0 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=14 \mathrm{~V}$ | -5.0 | -0.02 | - | nA |
| Drain OFF Leakage Current, ${ }^{\text {d }}$ (OFF) |  | $V_{S}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=14 \mathrm{~V}$ | - | 0.01 | 5.0 | nA |
|  |  | $\mathrm{V}_{\mathrm{S}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-14 \mathrm{~V}$ | -5.0 | -0.02 | - | nA |
| Drain ON Leakage Current, $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ (Note 4) | $V_{I N}=0.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=14 \mathrm{~V}$ | - | 0.1 | 5.0 | nA |
|  |  | $V_{S}=V_{D}=-14 V$ | -5.0 | -0.15 | - | nA |

Electrical Specifications $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{GND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \quad$ (Continued)

| PARAMETER | TEST CONDITIONS | MIN <br> (Notes 2, 6) | TYP <br> (Note 3) | $\begin{gathered} \text { MAX } \\ (\text { Notes 2, 6) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or 2.4 V | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Logic Supply Current, IL |  | - | 0.1 | 10 | $\mu \mathrm{A}$ |

NOTES:
2. The algebraic convention whereby the most negative value is a minimum, and the most positive is a maximum, is used in this data sheet.
3. For design reference only, not $100 \%$ tested.
4. $I_{D(O N)}$ is leakage from driver into $O N$ switch.
5. OFF Isolation $=20 \log \frac{\mathrm{~V}_{\mathrm{S}}}{\mathrm{V}_{\mathrm{D}}}, \mathrm{V}_{\mathrm{S}}=$ Input to OFF switch, $\mathrm{V}_{\mathrm{D}}=$ output.
6. Parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Over-temperature limits established by characterization and are not production tested.

## Test Circuits and Waveforms

Switch output waveform shown for $\mathrm{V}_{\mathrm{S}}=$ constant with logic input waveform as shown. Note the $\mathrm{V}_{\mathrm{S}}$ may be + or - as per switching time test circuit. $\mathrm{V}_{\mathrm{O}}$ is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.

$\dagger$ Logic shown for DG211.
FIGURE 1. SWITCHING TIME MEASUREMENT POINTS
FIGURE 2. SWITCHING TIME TEST CIRCUIT


## Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AB, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch ) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch ) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M16.173
16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.043 | - | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.033 | 0.037 | 0.85 | 0.95 | - |
| b | 0.0075 | 0.012 | 0.19 | 0.30 | 9 |
| c | 0.0035 | 0.008 | 0.09 | 0.20 | - |
| D | 0.193 | 0.201 | 4.90 | 5.10 | 3 |
| E1 | 0.169 | 0.177 | 4.30 | 4.50 | 4 |
| e | 0.026 BSC |  | 0.65 BSC |  | - |
| E | 0.246 | 0.256 | 6.25 | 6.50 | - |
| L | 0.020 | 0.028 | 0.50 | 0.70 | 6 |
| N | 16 |  | 16 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{0}$ | - |

## Dual-In-Line Plastic Packages (PDIP)


-B-


NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $\mathrm{A}, \mathrm{A} 1$ and L are measured with the package seated in JE DEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $\mathrm{e}_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. $N$ is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030-0.045 inch ( $0.76-1.14 \mathrm{~mm}$ ).

E16.3 (JEDEC MS-001-BB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8,10 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.735 | 0.775 | 18.66 | 19.68 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | $0.100 ~ B S C$ | $2.54 ~ B S C$ | - |  |  |
| $e_{A}$ | $0.300 ~ B S C$ | $7.62 ~ B S C$ | 6 |  |  |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 16 |  |  | 16 |  |
| 9 |  |  |  |  |  |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed $0.15 \mathrm{~mm}(0.006$ inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.3859 | 0.3937 | 9.80 | 10.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  | 16 |  | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 1 6/05

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

