## Quad SPST CMOS Analog Switches

## DESCRIPTION

The DG441/442 monolithic quad analog switches are designed to provide high speed, low error switching of analog and audio signals. The DG441 has a normally closed function. The DG442 has a normally open function. Combining low on-resistance ( $50 \Omega$, typ.) with high speed (ton 150 ns , typ.), the DG441/442 are ideally suited for upgrading DG201A/202 sockets. Charge injection has been minimized on the drain for use in sample-and-hold circuits.

To achieve high voltage ratings and superior switching performance, the DG441/442 are built on Vishay Siliconix's high-voltage silicon-gate process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks input voltages to the supply levels when off.

## FEATURES

- Low On-Resistance: $50 \Omega$
- Low Leakage: 80 pA
- Low Power Consumption: 0.2 mW
- Fast Switching Action-ton: 150 ns
- Low Charge Injection-Q:-1 pC
- DG201A/DG202 Upgrades
- TTL/CMOS-Compatible Logic
- Single Supply Capability


## BENEFITS

- Less Signal Errors and Distortion
- Reduced Power Supply Requirements
- Faster Throughput
- Improved Reliability
- Reduced Pedestal Errors
- Simplifies Retrofit
- Simple Interfacing


## APPLICATIONS

- Audio Switching
- Battery Powered Systems
- Data Acquisition
- Hi-Rel Systems
- Sample-and-Hold Circuits
- Communication Systems
- Automatic Test Equipment
- Medical Instruments


## FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION




| TRUTH TABLE |  |  |
| :---: | :---: | :---: |
| Logic | DG441 | DG442 |
| 0 | ON | OFF |
| 1 | OFF | ON |

Logic "0" $\leq 0.8 \mathrm{~V}$
Logic "1" $\geq 2.4 \mathrm{~V}$

* Pb containing terminations are not RoHS compliant, exemptions may apply

| ORDERING INFORMATION |  |  |
| :---: | :---: | :---: |
| Temp Range | Package | Part Number |
|  |  | DG441DJ |
|  | 16-Pin Plastic DIP | DG441DJ-E3 |
|  |  | DG442DJ |
|  |  | DG442DJ-E3 |
|  |  |  |
|  |  | DG4441DY |
|  |  | DG441DY-E3 |
|  | 16-Pin Narrow SOIC | DG441DY-T1 |
|  |  | DG441DY-T1-E3 |
|  |  | DG442DY |
|  |  | DG442DY-E3 |
|  |  | DG442DY-T1 |
|  |  | DG442DY-T1-E3 |


| ABSOLUTE MAXIMUM RATINGS |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter |  | Limit | Unit |
| V+ to V- |  | 44 | V |
| GND to V- |  | 25 |  |
| Digital Inputs ${ }^{\text {a }}$, $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\mathrm{D}}$ |  | $(\mathrm{V}-)-2 \text { to }(\mathrm{V}+)+2$ <br> or 30 mA , whichever occurs first |  |
| Continuous Current (Any Terminal) |  | 30 | mA |
| Current, S or D (Pulsed at $1 \mathrm{~ms}, 10$ \% duty cycle) |  | 100 |  |
| Storage Temperature | (AK Suffix) | - 65 to 150 | ${ }^{\circ} \mathrm{C}$ |
|  | (DJ, DY Suffix) | - 65 to 125 |  |
| Power Dissipation (Package) ${ }^{\text {b }}$ | 16-Pin Plastic DIP ${ }^{\text {c }}$ | 450 | mW |
|  | 16-Pin CerDIP ${ }^{\text {d }}$ | 900 |  |
|  | 16-Pin Narrow SOIC ${ }^{\text {d }}$ | 900 |  |
|  | LCC-20 ${ }^{\text {d }}$ | 1200 |  |

## Notes:

a. Signals on $S_{X}, D_{X}$, or $I N_{X}$ exceeding $V+$ or $V$ - will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads welded or soldered to PC Board.
c. Derate $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.
d. Derate $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $75^{\circ} \mathrm{C}$.

## SCHEMATIC DIAGRAM (TYPICAL CHANNEL)



Figure 1.

| SPECIFICATIONS ${ }^{\text {a }}$ FOR DUAL SUPPLIES |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{f}} \end{gathered}$ |  | Typ ${ }^{\text {c }}$ | $\begin{gathered} \text { A Suffix } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & \text { D Suffix } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  | Unit |
|  |  |  | Temp ${ }^{\text {b }}$ |  | Min ${ }^{\text {d }}$ | Max ${ }^{\text {d }}$ | Min ${ }^{\text {d }}$ | Max ${ }^{\text {d }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {e }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  | Full |  | -15 | 15 | -15 | 15 | V |
| Drain-Source On-Resistance | ${ }^{\text {r }}$ (on) | $\begin{aligned} & \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 8.5 \mathrm{~V} \\ & \mathrm{~V}+=13.5 \mathrm{~V}, \mathrm{~V}-=-13.5 \mathrm{~V} \end{aligned}$ | Room Full | 50 |  | $\begin{gathered} 85 \\ 100 \end{gathered}$ |  | $\begin{gathered} \hline 85 \\ 100 \end{gathered}$ | , |
| On-Resistance Match Between Channels ${ }^{e}$ | $\Delta^{\text {d }}$ DS(on) | $\begin{gathered} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \\ \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{gathered}$ | Room Full |  |  | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\Omega$ |
| Switch Off Leakage Current | $I_{\text {S(off) }}$ | $\begin{gathered} V_{+}=16.5, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{D}}= \pm 15.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 15.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Room } \\ & \text { Full } \end{aligned}$ | $\pm 0.01$ | $\begin{aligned} & -0.5 \\ & -20 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 20 \end{aligned}$ | $\begin{gathered} -0.5 \\ -5 \end{gathered}$ | 0.5 5 |  |
|  | $\mathrm{I}_{\mathrm{D} \text { (off) }}$ |  | Room Full | $\pm 0.01$ | $\begin{aligned} & \hline-0.5 \\ & -20 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 20 \end{aligned}$ | $\begin{gathered} \hline-0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | nA |
| Channel On Leakage Current | $I_{\text {(on) }}$ | $\begin{gathered} \mathrm{V}+=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 15.5 \mathrm{~V} \end{gathered}$ | Room Full | $\pm 0.08$ | $\begin{aligned} & -0.5 \\ & -40 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 40 \end{aligned}$ | $\begin{aligned} & \hline-0.5 \\ & -10 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 10 \end{aligned}$ |  |
| Digital Control |  |  |  |  |  |  |  |  |  |
| Input Current $\mathrm{V}_{\text {IN }}$ Low | IIL | $\begin{gathered} \hline \mathrm{V}_{\text {IN }} \text { under test }=0.8 \mathrm{~V}, \\ \text { All Other }=2.4 \mathrm{~V} \end{gathered}$ | Full | -0.01 | - 500 | 500 | - 500 | 500 |  |
| Input Current $\mathrm{V}_{\text {IN }}$ High | $\mathrm{IIH}^{\text {H }}$ | $\begin{gathered} \mathrm{V}_{\text {IN }} \text { under test }=2.4 \mathrm{~V} \\ \text { All Other }=0.8 \mathrm{~V} \end{gathered}$ | Full | 0.01 | -500 | 500 | -500 | 500 | nA |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \end{gathered}$ <br> See Figure 2 | Room | 150 |  | 250 |  | 250 | ns |
| Turn-Off Time DG441 <br>  DG442 | $t_{\text {OFF }}$ |  | Room | 90 |  | 120 |  | 120 |  |
|  |  |  | Room | 110 |  | 210 |  | 210 |  |
| Charge Injection ${ }^{\text {e }}$ | Q | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \\ \mathrm{~V}_{\text {gen }}=0 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega \end{gathered}$ | Room | - 1 |  |  |  |  | pC |
| Off Isolation ${ }^{\text {e }}$ | OIRR | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ | Room | 60 |  |  |  |  | dB |
| Crosstalke (Channel-to-Channel) | $\mathrm{X}_{\text {TALK }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | Room | 100 |  |  |  |  |  |
| Source Off Capacitance ${ }^{\text {e }}$ | $\mathrm{C}_{\text {S(off) }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | Room | 4 |  |  |  |  | pF |
| Drain Off Capacitance ${ }^{\text {e }}$ | $\mathrm{C}_{\mathrm{D} \text { (off) }}$ |  | Room | 4 |  |  |  |  |  |
| Channel On Capacitance ${ }^{e}$ | $\mathrm{C}_{\mathrm{D} \text { (on) }}$ | $\mathrm{V}_{\text {ANALOG }}=0 \mathrm{~V}$ | Room | 16 |  |  |  |  |  |
| Power Supplies |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | I+ | $\begin{gathered} \mathrm{V}_{+}=16.5 \mathrm{~V}, \mathrm{~V}-=-16.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | Full | 15 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | $\begin{gathered} \hline \text { Room } \\ \text { Full } \end{gathered}$ | -0.0001 | $\begin{aligned} & \hline-1 \\ & -5 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} \hline-1 \\ -5 \\ \hline \end{array}$ |  |  |
| Ground Current | $\mathrm{I}_{\text {GND }}$ |  | Full | -15 | -100 |  | -100 |  |  |

## SPECIFICATIONS ${ }^{\mathbf{a}}$ FOR SINGLE SUPPLY

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{aligned} & \mathrm{V}+=12 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}, 0.8 \mathrm{~V}^{\mathrm{f}} \end{aligned}$ | Temp ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | $\begin{gathered} \text { A Suffix } \\ -55 \text { to } 125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { D Suffix } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min ${ }^{\text {d }}$ | Max ${ }^{\text {d }}$ | Min ${ }^{\text {d }}$ | Max ${ }^{\text {d }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {e }}$ | $\mathrm{V}_{\text {ANALOG }}$ |  | Full |  | 0 | 12 | 0 | 12 | V |
| Drain-Source On-Resistance | ${ }^{\text {r }}$ (on) | $\begin{gathered} I_{S}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=3 \mathrm{~V}, 8 \mathrm{~V} \\ \mathrm{~V}+=10.8 \mathrm{~V} \end{gathered}$ | Room Full | 100 |  | $\begin{aligned} & 160 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 200 \end{aligned}$ | $\Omega$ |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ | Room | 300 |  | 450 |  | 450 |  |
| Turn-Off Time | toff | $V_{S}=8 \mathrm{~V}$ <br> See Figure 2 | Room | 60 |  | 200 |  | 200 | ns |
| Charge Injection | Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\text {gen }}=6 \mathrm{~V}, \mathrm{R}_{\text {gen }}=0 \Omega$ | Room | 2 |  |  |  |  | pC |
| Power Supplies |  |  |  |  |  |  |  |  |  |
| Positive Supply Current | I+ | $\begin{gathered} \mathrm{V}+=13.2 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \text { or } 5 \mathrm{~V} \end{gathered}$ | Full | 15 |  | 100 |  | 100 | $\mu \mathrm{A}$ |
| Negative Supply Current | I- |  | $\begin{gathered} \hline \text { Room } \\ \text { Full } \end{gathered}$ | - 0.0001 | $\begin{gathered} \hline-1 \\ -100 \end{gathered}$ |  | $\begin{gathered} \hline-1 \\ -100 \end{gathered}$ |  |  |
| Ground Current | $\mathrm{I}_{\text {GND }}$ |  | Full | -15 | -100 |  | -100 |  |  |

Notes:
a. Refer to PROCESS OPTION FLOWCHART.
b. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $25^{\circ} \mathrm{C}$, unless otherwise noted


Vishay Siliconix
TYPICAL CHARACTERISTICS $25^{\circ} \mathrm{C}$, unless otherwise noted


## TEST CIRCUITS



Figure 3. Charge Injection


Figure 4. Crosstalk


Off Isolation = $20 \log \left|\frac{V_{S}}{V_{O}}\right|$
Figure 5. Off Isolation


Figure 6. Source/Drain Capacitances

## APPLICATIONS



Figure 7. Power MOSFET Driver


Figure 8. Open Loop Sample-and-Hold


Figure 9. Precision-Weighted Resistor Programmable-Gain Amplifier

[^0]
## Disclaimer

All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.


[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70053.

