## Automotive 3.125 Gbps 2X2 LVDS Crosspoint Switch with Transmit Pre-Emphasis and Receive Equalization

## General Description

The DS25CP102Q is a 3.125 Gbps $2 \times 2$ LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.
The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).
Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a $100 \Omega$ resistor to lower device insertion and return losses, reduce component count and further minimize board space.

## Features

- AECQ-100 Grade 3
- DC - 3.125 Gbps low jitter, low skew, low power operation
- Pin configurable, fully differential, non-blocking architecture
- Pin selectable transmit pre-emphasis and receive equalization eliminate data dependant jitter
- Wide Input Common Mode Voltage Range allows DCcoupled interface to CML and LVPECL drivers
- On-chip $100 \Omega$ input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 8 kV ESD on LVDS I/O pins protects adjoining components
- Small $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ LLP-16 space saving package


## Applications

- Automotive display applications
- Clock and data buffering and muxing
- OC-48 / STM-16
- SD/HD/3GHD SDI Routers

Typical Application


30063370

Ordering Code

| NSID | Function | Available Equalization <br> Levels | Available Pre-Emphasis <br> Levels |
| :--- | :--- | :---: | :---: |
| DS25CP102QSQ | Crosspoint Switch | Off / On | Off / On |

Block Diagram


Connection Diagram


## Pin Descriptions

| Pin Name | Pin Number | I/O, Type | Pin Description |
| :--- | :--- | :--- | :--- |
| INO+, IN0- , | 1,2, | I, LVDS | Inverting and non-inverting high speed LVDS input pins. |
| IN1+, IN1- | 3,4 |  |  |
| OUT0+, OUT0-, | 12,11, | O, LVDS | Inverting and non-inverting high speed LVDS output pins. |
| OUT1+, OUT1- | 10,9 |  |  |
| SEL0, SEL1 | 7,8 | I, LVCMOS | Switch configuration pins. There is a 20k pulldown resistor on this pin. |
| EN0, EN1 | 14,13 | I, LVCMOS | Output enable pins. There is a 20k pulldown resistor on this pin. |
| PE | 15 | I, LVCMOS | Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin. |
| EQ | 6 | I, LVCMOS | Receive Equalizaton select pin. There is a 20k pulldown resistor on this pin. |
| VDD | 16 | Power | Power supply pin. |
| GND | 5, DAP | Power | Ground pin and Device Attach Pad (DAP) ground. |

## Absolute Maximum Ratings (Note 4) <br> If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage
-0.3 V to +4 V
LVCMOS Input Voltage
LVDS Input Voltage
-0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$
-0.3 V to +4 V
LVDS Differential Input Voltage
0 V to 1.0 V
LVDS Output Voltage
LVDS Differential Output Voltage
LVDS Output Short Circuit Current
Duration
Junction Temperature
Storage Temperature Range
-0.3 V to $\left(\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}\right)$
0 V to 1.0 V
5 ms
$+105^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range
Soldering (4 sec.) $+260^{\circ} \mathrm{C}$
Maximum Package Power Dissipation at $25^{\circ} \mathrm{C}$
SQA Package
Derate SQA Package

Package Thermal Resistance

| $\theta_{\text {JA }}$ | $+41.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | ---: |
| $\theta_{\mathrm{JC}}$ | $+6.9^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD Susceptibility |  |
| HBM (Note 1) | $\geq 8 \mathrm{kV}$ |
| MM (Note 2) | $\geq 250 \mathrm{~V}$ |
| CDM (Note 3) | $\geq 1250 \mathrm{~V}$ |

Note 1: Human Body Model, applicable std. JESD22-A114C
Note 2: Machine Model, applicable std. JESD22-A115-A
Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 3.0 | 3.3 | 3.6 | V |
| Receiver Differential Input | 0 |  | 1 | V |
| Voltage $\left(\mathrm{V}_{\mathrm{ID}}\right)$ |  |  |  |  |
| Operating Free Air | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ |  |  |  |  |

## DC Electrical Characteristics <br> (Notes 5, 6, 7)

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | GND |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ | 40 | 175 | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{aligned}$ |  | 0 | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CL }}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -0.9 | -1.5 | V |
| LVDS INPUT DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Input Differential Voltage |  | 0 |  | 1 | V |
| $\mathrm{V}_{\text {TH }}$ | Differential Input High Threshold | $\mathrm{V}_{C M}=+0.05 \mathrm{~V}$ or $\mathrm{V}_{C C}-0.05 \mathrm{~V}$ |  | 0 | +100 | mV |
| $\mathrm{V}_{\mathrm{TL}}$ | Differential Input Low Threshold |  | -100 | 0 |  | mV |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Voltage Range | $\mathrm{V}_{\mathrm{ID}}=100 \mathrm{mV}$ | 0.05 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}- \\ & 0.05 \end{aligned}$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=+3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text { or } 0 \mathrm{~V} \end{aligned}$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Any LVDS Input Pin to GND |  | 1.7 |  | pF |
| $\mathrm{R}_{\text {IN }}$ | Input Termination Resistor | Between IN+ and IN- |  | 100 |  | $\Omega$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT DC SPECIFICATIONS |  |  |  |  |  |  |
| $V_{O D}$ | Differential Output Voltage | $R_{L}=100 \Omega$ | 250 | 350 | 450 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | Change in Magnitude of $\mathrm{V}_{\mathrm{OD}}$ for Complimentary Output States |  | -35 |  | 35 | mV |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage | $R_{L}=100 \Omega$ | 1.05 | 1.2 | 1.375 | V |
| $\Delta \mathrm{V}_{\text {OS }}$ | Change in Magnitude of $\mathrm{V}_{\text {OS }}$ for Complimentary Output States |  | -35 |  | 35 | mV |
| $\mathrm{I}_{\text {OS }}$ | Output Short Circuit Current (Note 8) | OUT to GND |  | -35 | -55 | mA |
|  |  | OUT to $\mathrm{V}_{\text {CC }}$ |  | 7 | 55 | mA |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | Any LVDS Output Pin to GND |  | 1.2 |  | pF |
| $\mathrm{R}_{\text {OUT }}$ | Output Termination Resistor | Between OUT+ and OUT- |  | 100 |  | $\Omega$ |
| SUPPLY CURRENT |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | PE = OFF, EQ = OFF |  | 77 | 90 | mA |
| $\mathrm{I}_{\text {CCZ }}$ | Supply Current with Outputs Disabled | EN0 = EN1 = 0 |  | 23 | 29 | mA |

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except $V_{O D}$ and $\Delta \mathrm{V}_{\mathrm{OD}}$.
Note 7: Typical values represent most likely parametric norms for $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
Note 8: Output short circuit current ( $\mathrm{l}_{\mathrm{OS}}$ ) is specified as magnitude only, minus sign indicates direction only.

## AC Electrical Characteristics <br> (Note 11)

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT AC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PLHD }}$ | Differential Propagation Delay Low to High | $R_{L}=100 \Omega$ |  | 365 | 500 | ps |
| $\mathrm{t}_{\text {PHLD }}$ | Differential Propagation Delay High to Low |  |  | 345 | 500 | ps |
| $\mathrm{t}_{\text {SKD1 }}$ | Pulse Skew $\mathrm{lt}_{\text {PLHD }}$ - $\mathrm{t}_{\text {PHLD }}$ (Note 12) |  |  | 20 | 55 | ps |
| ${ }^{\text {t }}$ SK2 | Channel to Channel Skew (Note 13) |  |  | 12 | 25 | ps |
| $\mathrm{t}_{\text {SKD3 }}$ | Part to Part Skew , (Note 14) |  |  | 50 | 150 | ps |
| $\mathrm{t}_{\text {LHT }}$ | Rise Time | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 65 | 120 | ps |
| $\mathrm{t}_{\text {HLT }}$ | Fall Time |  |  | 65 | 120 | ps |
| $\mathrm{t}_{\mathrm{ON}}$ | Output Enable Time | ENn = LH to output active |  | 7 | 20 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF }}$ | Output Disable Time | $\mathrm{ENn}=\mathrm{HL}$ to output inactive |  | 5 | 12 | ns |
| $\mathrm{t}_{\text {SEL }}$ | Select Time | SELn LH or HL to output |  | 3.5 | 12 | ns |

## JITTER PERFORMANCE WITH EQ = Off, PE = Off (Figure 5)

| $\mathrm{t}_{\text {RJ1 }}$ | Random Jitter (RMS Value) <br> No Test Channels <br> (Note 15) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 2.5 Gbps | 0.5 | 1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RJ} 2}$ |  |  | 3.125 Gbps | 0.5 | 1 | ps |
| $\mathrm{t}_{\text {DJ1 }}$ | Deterministic Jitter (Peak to Peak) <br> No Test Channels <br> (Note 16) | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5 \text { (NRZ) } \end{aligned}$ | 2.5 Gbps | 6 | 22 | ps |
| $\mathrm{t}_{\mathrm{DJ} 2}$ |  |  | 3.125 Gbps | 6 | 22 | ps |
| $\mathrm{t}_{\text {TJ1 }}$ | Total Jitter (Peak to Peak) No Test Channels (Note 17) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { PRBS-23 (NRZ) } \\ & \hline \end{aligned}$ | 2.5 Gbps | 0.03 | 0.08 | UIP-P |
| $\mathrm{t}_{\mathrm{T}, 2}$ |  |  | 3.125 Gbps | 0.05 | 0.11 | Ul $\mathrm{P}_{\mathrm{P}}$ |

JITTER PERFORMANCE WITH EQ = Off, PE = On (Figure 6 Figure 9)

| $\mathrm{t}_{\text {RJ1B }}$ | Random Jitter (RMS Value) Test Channel B (Note 15) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 2.5 Gbps | 0.5 | 1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2B }}$ |  |  | 3.125 Gbps | 0.5 | 1 | ps |
| $\mathrm{t}_{\mathrm{DJ1B}}$ | Deterministic Jitter (Peak to Peak) <br> Test Channel B <br> (Note 16) | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2.5 Gbps | 3 | 12 | ps |
| $\mathrm{t}_{\mathrm{DJ} 2 \mathrm{~B}}$ |  |  | 3.125 Gbps | 3 | 12 | ps |
| $\mathrm{t}_{\text {TJ1B }}$ | Total Jitter (Peak to Peak) Test Channel B (Note 17) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { PRBS-23 (NRZ) } \\ & \hline \end{aligned}$ | 2.5 Gbps | 0.03 | 0.06 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\text {TJ2B }}$ |  |  | 3.125 Gbps | 0.04 | 0.09 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |

JITTER PERFORMANCE WITH EQ = On, PE = Off (Figure 7 Figure 9)

| $\mathrm{t}_{\text {RJ1D }}$ | Random Jitter (RMS Value) Test Channel D (Note 15) | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \text { Clock (RZ) } \\ \hline \end{array}$ | 2.5 Gbps | 0.5 | 1 | ps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RJ2D }}$ |  |  | 3.125 Gbps | 0.5 | 1 | ps |
| $\mathrm{t}_{\text {DJ1D }}$ | Deterministic Jitter (Peak to Peak) <br> Test Channel D <br> (Note 16) | $\begin{array}{\|l} \hline \mathrm{V}_{\text {ID }}=350 \mathrm{mV} \\ \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ \mathrm{~K} 28.5(\mathrm{NRZ}) \\ \hline \end{array}$ | 2.5 Gbps | 16 | 24 | ps |
| $\mathrm{t}_{\mathrm{DJ2D}}$ |  |  | 3.125 Gbps | 12 | 24 | ps |
| $\mathrm{t}_{\text {TJ1D }}$ | Total Jitter (Peak to Peak) $\mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV}$ <br> Test Channel D $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}$ <br> (Note 17) PRBS-23 (NRZ) |  | 2.5 Gbps | 0.07 | 0.11 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\text {TJ2D }}$ |  |  | 3.125 Gbps | 0.07 | 0.11 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |


| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JITTER PERFORMANCE WITH EQ = On, PE = On (Figure 8 Figure 9) |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RJ1BD }}$ | Random Jitter (RMS Value) Input Test Channel D Output Test Channel B (Note 15) | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { Clock (RZ) } \end{aligned}$ | 2.5 Gbps |  | 0.5 | 1 | ps |
| $\mathrm{t}_{\text {RJ2BD }}$ |  |  | 3.125 Gbps |  | 0.5 | 1 | ps |
| $\mathrm{t}_{\text {DJ1BD }}$ | Deterministic Jitter (Peak to Peak) <br> Input Test Channel D <br> Output Test Channel B <br> (Note 16) | $\begin{aligned} & \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \mathrm{~K} 28.5(\mathrm{NRZ}) \end{aligned}$ | 2.5 Gbps |  | 14 | 31 | ps |
| $t_{\text {DJ2BD }}$ |  |  | 3.125 Gbps |  | 6 | 21 | ps |
| $\mathrm{t}_{\text {TJ1BD }}$ | Total Jitter (Peak to Peak) Input Test Channel D Output Test Channel B (Note 17) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{ID}}=350 \mathrm{mV} \\ & \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V} \\ & \text { PRBS-23 (NRZ) } \end{aligned}$ | 2.5 Gbps |  | 0.08 | 0.15 | $\mathrm{UI}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{t}_{\text {TJ2BD }}$ |  |  | 3.125 Gbps |  | 0.10 | 0.16 | $\mathrm{Ul}_{\mathrm{P}-\mathrm{P}}$ |

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 10: Typical values represent most likely parametric norms for $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
Note 11: Specification is guaranteed by characterization and is not tested in production
Note 12: $\mathrm{t}_{\mathrm{SKD1}}, \mid \mathrm{I}_{\mathrm{PLHD}}-\mathrm{t}_{\text {PHLD }} I$, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
Note 13: $t_{\text {SKD2 }}$, Channel to Channel Skew, is the difference in propagation delay ( $t_{\text {PLHD }}$ or $t_{\text {PHLD }}$ ) among all output channels in Broadcast mode (any one input to all outputs).
Note 14: $\mathrm{t}_{\mathrm{SKD}}$, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same $\mathrm{V}_{\mathrm{CC}}$ and within $5^{\circ} \mathrm{C}$ of each other within the operating temperature range.
Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5-character) patterns. Input stimulus jitter is subtracted algebraically.
Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

## DC Test Circuits

## AC Test Circuits and Timing Diagrams



FIGURE 2. Differential Driver AC Test Circuit


FIGURE 3. Propagation Delay Timing Diagram


30063323
FIGURE 4. LVDS Output Transition Times

## Pre-Emphasis and Equalization Test Circuits



FIGURE 5. Jitter Performance Test Circuit


30063327
FIGURE 6. Pre-Emphasis Performance Test Circuit


FIGURE 7. Equalization Performance Test Circuit


FIGURE 8. Pre-Emphasis and Equalization Performance Test Circuit


FIGURE 9. Test Channel Block Diagram

## Test Channel Loss Characteristics

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric con-
stant of 3.7 and Loss Tangent of 0.02 ). The edge coupled differential striplines have the following geometries: Trace Width $(W)=5$ mils, Gap $(S)=5$ mils, Height $(B)=16$ mils.

| Test Channel | Length <br> (inches) | Insertion Loss (dB) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{5 0 0} \mathbf{~ M H z}$ | $\mathbf{7 5 0} \mathbf{~ M H z}$ | $\mathbf{1 0 0 0} \mathbf{~ M H z}$ | $\mathbf{1 2 5 0} \mathbf{~ M H z}$ | $\mathbf{1 5 0 0} \mathbf{~ M H z}$ | $\mathbf{1 5 6 0} \mathbf{M H z}$ |
| A |  | -1.2 | -1.7 | -2.0 | -2.4 | -2.7 | -2.8 |
| B |  | -2.6 | -3.5 | -4.1 | -4.8 | -5.5 | -5.6 |
| C |  | -4.3 | -5.7 | -7.0 | -8.2 | -9.4 | -9.7 |
| D |  | -1.6 | -2.2 | -2.7 | -3.2 | -3.7 | -3.8 |
| E |  | -3.4 | -4.5 | -5.6 | -6.6 | -7.7 | -7.9 |
| F | 60 | -7.8 | -10.3 | -12.4 | -14.5 | -16.6 | -17.0 |

## Functional Description

The DS25CP102Q is a 3.125 Gbps $2 \times 2$ LVDS digital crosspoint switch optimized for high-speed signal routing and
switching over lossy FR-4 printed circuit board backplanes and balanced cables.

TABLE 1. Switch Configuration Truth Table

| SEL1 | SEL0 | OUT1 | OUT0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | IN0 | IN0 |
| 0 | 1 | IN0 | IN1 |
| 1 | 0 | IN1 | IN0 |
| 1 | 1 | IN1 | IN1 |

TABLE 2. Output Enable Truth Table

| EN1 | EN0 | OUT1 | OUT0 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Disabled | Disabled |
| 0 | 1 | Disabled | Enabled |
| 1 | 0 | Enabled | Disabled |
| 1 | 1 | Enabled | Enabled |

In addition, the DS25CP102Q has a pre-emphasis control pin for switching the transmit pre-emphasis to ON and OFF setting and an equalization control pin for switching the receive

## Transmit Pre-Emphasis Truth Table

| OUTPUTS OUT0 and OUT1 |  |  |
| :---: | :---: | :---: |
| CONTROL Pin (PE) State | Pre-Emphasis Level |  |
| 0 | OFF |  |
| 1 | ON |  |

Transmit Pre-Emphasis Level Selection

## Receive Equalization Truth Table

| INPUTS IN0 and IN1 |  |
| :---: | :---: |
| CONTROL Pin (EQ) State | Equalization Level |
| 0 | OFF |
| 1 | ON |

Receive Equalization Level Selection

## Input Interfacing

The DS25CP102Q accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25CP102Q can be DC-coupled with all common dif-
ferential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP102Q inputs are internally terminated with a $100 \Omega$ resistor.


30063331
Typical LVDS Driver DC-Coupled Interface to DS25CP102Q Input

CML3.3V or CML2.5V
Driver


Typical CML Driver DC-Coupled Interface to DS25CP102Q Input


Typical LVPECL Driver DC-Coupled Interface to DS25CP102Q Input

## Output Interfacing

The DS25CP102Q outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers
and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.


Typical DS25CP102Q Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver

## Typical Performance



Total Jitter as a Function of Data Rate


Total Jitter as a Function of Input Common Mode Voltage


30063351
Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level


Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level


30063357
Supply Current as a Function of Data Rate and PE Level


A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 2" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV


3006336
A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 40" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV


A 3.125 Gbps NRZ PRBS-7 with PE After 40" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV

Physical Dimensions inches (millimeters) unless otherwise noted


## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage Reference | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Solutions | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| Wireless (PLL/VCO) | www.national.com/wireless | Analog University® | www.national.com/AU |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2009 National Semiconductor Corporation
For the most current product information visit us at www.national.com

| National Semiconductor | National Semiconductor Europe | National Semiconductor Asia | National Semiconductor Japan |
| :--- | :--- | :--- | :--- |
| Americas Technical | Technical Support Center | Pacific Technical Support Center | Technical Support Center |
| Support Center | Email: europe.support@nsc.com | Email: ap.support@nsc.com |  |
| Email: support@nsc.com |  |  |  |
| Tel: $1-800-272-9959$ |  |  |  |

[^0]
[^0]:    www.national.com

