



Improved, Quad, SPST Analog Switches

DG441/DG442

General Description

Maxim's redesigned DG441/DG442 analog switches now feature on-resistance matching (4Ω max) between switches and guaranteed on-resistance flatness over the signal range (9Ω max). These low on-resistance switches conduct equally well in either direction. They guarantee low charge injection (10pC max), low power consumption (1.65mW), and an ESD tolerance of 2000V minimum per Method 3015.7. The new design offers lower off-leakage current over temperature (less than 5nA at $+85^\circ\text{C}$).

The DG441/DG442 are quad, single-pole/single-throw (SPST) analog switches. The DG441 has four normally closed switches, and the DG442 has four normally open switches. Switching times are less than 250ns for t_{ON} and less than 170ns for t_{OFF} . These devices operate from a single $+10\text{V}$ to $+30\text{V}$ supply, or bipolar $\pm 4.5\text{V}$ to $\pm 20\text{V}$ supplies. Maxim's improved DG441/DG442 continue to be fabricated with a 44V silicon-gate process.

Applications

| | |
|--------------------------|------------------------------|
| Sample-and-Hold Circuits | PBX, PABX |
| Communication Systems | Guidance and Control Systems |
| Test Equipment | Audio-Signal Routing |
| Battery-Operated Systems | Military Radios |
| Heads-Up Displays | Modems |
| Fax Machines | |

New Features

- ◆ Plug-In Upgrades for Industry-Standard DG441/DG442
- ◆ Improved $r_{\text{DS(ON)}}$ Match Between Channels (4Ω max)
- ◆ Guaranteed $r_{\text{FLAT(ON)}}$ Over Signal Range (9Ω max)
- ◆ Improved Charge Injection (10pC max)
- ◆ Improved Off-Leakage Current Over Temperature ($<5\text{nA}$ at $+85^\circ\text{C}$)
- ◆ Withstand Electrostatic Discharge (2000V min) per Method 3015.7

Existing Features

- ◆ Low $r_{\text{DS(ON)}}$ (85Ω max)
- ◆ Single-Supply Operation $+10\text{V}$ to $+30\text{V}$
Bipolar-Supply Operation $\pm 4.5\text{V}$ to $\pm 20\text{V}$
- ◆ Low Power Consumption (1.65mW max)
- ◆ Rail-to-Rail Signal Handling
- ◆ TTL/CMOS-Logic Compatible

Ordering Information


| PART | TEMP RANGE | PIN-PACKAGE |
|----------|--|----------------|
| DG441CJ | 0°C to $+70^\circ\text{C}$ | 16 Plastic DIP |
| DG441CY | 0°C to $+70^\circ\text{C}$ | 16 Narrow SO |
| DG441C/D | 0°C to $+70^\circ\text{C}$ | Dice* |
| DG441DJ | -40°C to $+85^\circ\text{C}$ | 16 Plastic DIP |
| DG441DY | -40°C to $+85^\circ\text{C}$ | 16 Narrow SO |

Ordering Information continued at end of data sheet.

Note: Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by adding the + symbol at the end of the part number when ordering.

*Contact factory for dice specifications.

Pin Configurations/Functional Diagrams/Truth Tables



Improved, Quad, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

| | |
|---|--|
| Voltage Referenced to V- | Continuous Power Dissipation (T _A = +70°C) |
| V+44V | Plastic DIP (derate 10.53mW/°C above +70°C)842mW |
| GND25V | Thin QFN (derate 20.8mW/°C above +70°C)1667mW |
| V _L(GND - 0.3V) to (V+ + 0.3V) | Narrow SO (derate 8.70mW/°C above +70°C)696mW |
| Digital Inputs, V _S , V _D (Note 1).....(V- - 2V) to (V+ + 2V) or 30mA (whichever occurs first) | CERDIP (derate 10.00mW/°C above +70°C)800mW |
| Continuous Current (any terminal)30mA | Operating Temperature Ranges |
| Peak Current, S or D | DG441C/DG442C0°C to +70°C |
| (pulsed at 1ms, 10% duty-cycle max)100mA | DG441D, E/DG442D, E-40°C to +85°C |
| | DG441AK, MY/DG442AK, MY-55°C to +125°C |
| | Storage Temperature Range-65°C to +150°C |
| | Lead Temperature (soldering, 10s)+300°C |

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = 15V, V- = -15V, V_{GND} = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP (Note 2) | MAX | UNITS | | |
|--|--|---|---|-----------------|-------|-------|------|----|
| SWITCH | | | | | | | | |
| Analog-Signal Range | V _{ANALOG} | (Note 3) | -15 | | 15 | V | | |
| Drain-Source On-Resistance | r _{DS(ON)} | V+ = 13.5V, V- = -13.5V, I _S = -10mA, V _D = 8.5V or -8.5V | T _A = +25°C | | 50 | 85 | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | | | 100 | | |
| On-Resistance Match Between Channels (Note 4) | Δr _{DS(ON)} | V+ = 15V, V- = -15V, V _D = ±10V, I _S = -10mA | T _A = +25°C | | | 4 | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | | | 5 | | |
| On-Resistance Flatness (Note 4) | r _{FLAT(ON)} | V+ = 15V, V- = -15V, V _D = 5V or -5V, I _S = -10mA | T _A = +25°C | | | 9 | Ω | |
| | | | T _A = T _{MIN} to T _{MAX} | | | 15 | | |
| Source Off-Leakage Current (Note 5) | I _{S(OFF)} | V+ = 16.5V, V- = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | | -0.50 | 0.01 | 0.50 | nA |
| | | | T _A = T _{MAX} | C, D | | 5 | nA | |
| | | | | A | | -20 | | |
| Drain Off-Leakage Current (Note 5) | I _{D(OFF)} | V+ = 16.5V, V- = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | | -0.50 | 0.01 | 0.50 | nA |
| | | | T _A = T _{MAX} | C, D | | 5 | nA | |
| | | | | A | | -20 | | |
| Drain On-Leakage Current (Note 5) | I _{D(ON)} or I _{S(ON)} | V+ = 16.5V, V- = -16.5V, V _D = ±15.5V, V _S = ±15.5V | T _A = +25°C | | -0.50 | 0.08 | 0.50 | nA |
| | | | T _A = T _{MAX} | C, D | | 10 | nA | |
| | | | | A | | -20 | | |
| DIGITAL | | | | | | | | |
| Input Current with Input Voltage High | I _{INH} | V _{IN} = 2.4V | -500 | 0.01 | 500 | nA | | |
| Input Current with Input Voltage Low | I _{INL} | V _{IN} = 0.8V | -500 | 0.01 | 500 | nA | | |

Improved, Quad, SPST Analog Switches

DG441/DG442

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = 15V, V- = -15V, VGND = 0V, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP (Note 2) | MAX | UNITS |
|--|---------|---|-------------------|------|-----------------|-------|-------|
| SUPPLY | | | | | | | |
| Power-Supply Range | V+, V- | | | ±4.5 | | ±20.0 | V |
| Positive Supply Current | I+ | All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V | | | 15 | 100 | μA |
| Negative Supply Current | I- | All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V | TA = +25°C | -1 | -0.0001 | 1 | μA |
| | | | TA = TMIN to TMAX | -5 | | 5 | |
| Ground Current | IGND | All channels on or off, V+ = 16.5V, V- = -16.5V, VIN = 0V or 5V | | -100 | -15 | | μA |
| DYNAMIC | | | | | | | |
| Turn-On Time | tON | VS = ±10V, RL = 1kΩ, Figure 2 | TA = +25°C | | 150 | 250 | ns |
| Turn-Off Time | tOFF | DG441, VD = ±10V, Figure 2 | TA = +25°C | | 90 | 120 | ns |
| | | DG442, VD = ±10V, Figure 2 | TA = +25°C | | 110 | 170 | |
| Charge Injection (Note 3) | Q | CL = 1nF, VGEN = 0V, RGEN = 0Ω, Figure 3 | TA = +25°C | | 5 | 10 | pC |
| Off-Isolation Rejection Ratio (Note 6) | OIRR | RL = 50Ω, CL = 5pF, f = 1MHz, Figure 4 | TA = +25°C | | 60 | | dB |
| Crosstalk (Note 7) | | RL = 50Ω, CL = 5pF, f = 1MHz, Figure 5 | TA = +25°C | | -100 | | dB |
| Source Off-Capacitance | CS(OFF) | f = 1MHz, Figure 6 | TA = +25°C | | 4 | | pF |
| Drain Off-Capacitance | CD(OFF) | f = 1MHz, Figure 6 | TA = +25°C | | 4 | | pF |
| Drain On-Capacitance | CD(ON) | f = 1MHz, Figure 6 | TA = +25°C | | 16 | | pF |

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

($V_+ = 12V$, $V_- = 0V$, $V_{GND} = 0V$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP (Note 2) | MAX | UNITS | | |
|----------------------------|--------------|---|------------------------------|---------------------|-----|---------|----------|---------|
| SWITCH | | | | | | | | |
| Analog Signal Range | V_{ANALOG} | (Note 3) | 0 | | 12 | V | | |
| Drain-Source On-Resistance | $r_{DS(ON)}$ | $V_+ = 10.8V$, $V_D = 3V, 8V$, $I_S = 1.0mA$ | $T_A = +25^\circ C$ | | 100 | 160 | Ω | |
| | | | $T_A = T_{MIN}$ to T_{MAX} | | | 200 | | |
| SUPPLY | | | | | | | | |
| Power-Supply Range | V_+ | | 10 | | 30 | V | | |
| Positive Supply Current | I_+ | All channels on or off, $V_{IN} = 0V$ or $5V$ | | 15 | 100 | μA | | |
| Negative Supply Current | I_- | All channels on or off, $V_{IN} = 0V$ or $5V$ | $T_A = +25^\circ C$ | | -1 | -0.0001 | 1 | μA |
| | | | $T_A = T_{MIN}$ to T_{MAX} | | -5 | | 5 | |
| Ground Current | I_{GND} | All channels on or off, $V_{IN} = 0V$ or $5V$ | -100 | -15 | | μA | | |
| DYNAMIC | | | | | | | | |
| Turn-On Time | t_{ON} | $V_S = 8V$, Figure 2 | | $T_A = +25^\circ C$ | 300 | 400 | ns | |
| Turn-Off Time | t_{OFF} | $V_S = 8V$, Figure 2 | | $T_A = +25^\circ C$ | 60 | 200 | ns | |
| Charge Injection (Note 3) | Q | $C_L = 1nF$, $V_{GEN} = 0V$ | | $T_A = +25^\circ C$ | 5 | 10 | pC | |

Note 2: Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: On-resistance match between channels and flatness is guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog range.




Note 5: Leakage parameters $I_{S(OFF)}$, $I_{D(OFF)}$, and $I_{D(ON)}$ are 100% tested at the maximum rated hot temperature and guaranteed by correlation at $+25^\circ C$.

Note 6: Off-Isolation Rejection Ratio = $20\log(V_D/V_S)$, V_D = output, V_S = input to off switch.

Note 7: Between any two switches.

Typical Operating Characteristics

($T_A = +25^\circ C$, unless otherwise noted.)








Improved, Quad, SPST Analog Switches

DG441/DG442

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Improved, Quad, SPST Analog Switches

Pin Description

| PIN | | NAME | FUNCTION |
|--------------|--------------|---------|--|
| DIP/SO | THIN QFN-EP | | |
| 1, 16, 9, 8 | 15, 14, 7, 6 | IN1–IN4 | Input |
| 2, 15, 10, 7 | 16, 13, 8, 5 | D1–D4 | Analog Switch Drain Terminal |
| 3, 14, 11, 6 | 1, 12, 9, 4 | S1–S4 | Analog Switch Source Terminal |
| 4 | 2 | V- | Negative-Supply Voltage Input |
| 5 | 3 | GND | Ground |
| 12 | 10 | N.C. | Not Internally Connected |
| 13 | 11 | V+ | Positive-Supply Voltage Input—Connected to Substrate |
| — | — | EP | Exposed Pad. Connect EP to V+. Do not use EP as a sole V+ connection. (Thin QFN package only.) |

Applications Information

Operation with Supply Voltages Other Than ±15V

Using supply voltages other than ±15V reduces the analog signal range. The DG441/DG442 switches operate with ±4.5V to ±20V bipolar supplies or with a +10V to +30V single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as +24V and -5V. The *Typical Operating Characteristics* graphs show typical on-resistance with ±20V, ±15V, ±10V, and ±5V sup-

plies. (Switching times increase by a factor of two or more for operation at ±5V.)

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, followed by V- and logic inputs. If power-supply sequencing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding external diodes reduces the analog-signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage characteristics are unaffected. Device operation is unchanged, and the difference between V+ and V- should not exceed +44V.



Figure 1. Overvoltage Protection Using External Blocking Diodes

Improved, Quad, SPST Analog Switches

Timing Diagrams/Test Circuits

DG441/DG442




Figure 2. Switching Time




Figure 3. Charge Injection




Figure 4. Off-Isolation Rejection Ratio




Figure 5. Crosstalk (repeat for channels 3 and 4)

Improved, Quad, SPST Analog Switches

Timing Diagrams/ Test Circuits (continued)




Figure 6. Source/Drain-On/Off Capacitance

Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE |
|----------------|-----------------|------------------|
| DG441DK | -40°C to +85°C | 16 CERDIP |
| DG441ETE | -40°C to +85°C | 16 Thin QFN-EP** |
| DG441AK | -55°C to +125°C | 16 CERDIP*** |
| DG441MY/PR | -55°C to +125°C | 16 Narrow SO |
| DG442CJ | 0°C to +70°C | 16 Plastic DIP |
| DG442CY | 0°C to +70°C | 16 Narrow SO |
| DG442C/D | 0°C to +70°C | Dice* |
| DG442DJ | -40°C to +85°C | 16 Plastic DIP |
| DG442DY | -40°C to +85°C | 16 Narrow SO |
| DG442DK | -40°C to +85°C | 16 CERDIP |
| DG442ETE | -40°C to +85°C | 16 Thin QFN-EP** |
| DG442AK | -55°C to +125°C | 16 CERDIP*** |
| DG442MY/PR | -55°C to +125°C | 16 Narrow SO |

Note: Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by adding the + symbol at the end of the part number when ordering.

*Contact factory for dice specifications.

**EP = Exposed pad.

***Contact factory for availability and processing to MIL-STD-883B. Not available in lead-free.

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
|----------------------------|--------------|-------------------------|
| 16 Plastic DIP | P16-1 | 21-0043 |
| 16 Narrow SO | S16-3 | 21-0041 |
| 16 CERDIP | J16-3 | 21-0045 |
| 16 Thin QFN-EP (5mm x 5mm) | T1655-2 | 21-0140 |

Improved, Quad, SPST Analog Switches

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|-----------------|---------------|---------------------------|---------------|
| 5 | 5/09 | Added ruggedized plastic. | 1, 2, 6, 8 |

DG441/DG442

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____ **9**

© 2009 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.