

### General Description

**Applications** 

The MAX4526/MAX4527 are CMOS analog ICs configured as phase-reversal switches. The MAX4526 is optimized for high-speed applications, such as chopper amplifiers, while the MAX4527 is optimized for low-power applications.

The MAX4526/MAX4527 operate from a +4.5V to +36Vsingle supply or ±4.5V to ±18V dual supplies. On-resistance (175 $\Omega$  max) is matched between switches to  $8\Omega$ maximum. Each switch can handle rail-to-rail analog signals. Maximum leakage current is only 0.5nA at +25°C and 10nA at +85°C.

All digital inputs have 0.8V to 2.4V logic thresholds, ensuring TTL/CMOS-logic compatibility.

#### **Features**

- **♦ 10pC (max) Charge Injection**
- ◆ 2pC (max) Charge-Injection Match
- **♦** 175Ω Signal Paths with ±15V Supplies
- ♦ Guaranteed Break-Before-Make
- ♦ Rail-to-Rail Signal Handling
- ♦ Transition Time < 100ns with ±15V Supplies</p>
- **♦ 1µA Current Consumption (MAX4527)**
- → >2kV ESD Protection per Method 3015.7
- ♦ TTL/CMOS-Compatible Inputs
- ♦ Available in Small, 8-Pin µMAX Package


### Ordering Information

Chopper-Stabilized Amplifiers
Balanced Modulators/Demodulators
Data Acquisition
Test Equipment
Audio-Signal Routing

PART	TEMP. RANGE	PIN-PACKAGE
MAX4526CPA	0°C to +70°C	8 Plastic DIP
MAX4526CSA	0°C to +70°C	8 SO
MAX4526CUA	0°C to +70°C	8 µMAX
MAX4526C/D	0°C to +70°C	Dice*
MAX4526EPA	-40°C to +85°C	8 Plastic DIP
MAX4526ESA	-40°C to +85°C	8 SO
MAX4526EUA	-40°C to +85°C	8 µMAX

Ordering Information continued at end of data sheet.

## Pin Configuration/Functional Diagram/Truth Table



NIXIN

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

<sup>\*</sup>Contact factory for availability.

#### **ABSOLUTE MAXIMUM RATINGS**

(Voltages Referenced to GND)	
V+	0.3V to +44V
V	25V to +0.3V
V+ to V	0.3V to +44V
All Other Pins (Note 1)	(V - 0.3V) to $(V + + 0.3V)$
Continuous Current into Any Terminal	1±20mA
Peak Current into Any Terminal	
(pulsed at 1ms, 10% duty cycle)	±30mA
ESD per Method 3015.7	>2000V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
Plastic DIP (derate 9.09mW/°C above +70	)°C)727mW
SO (derate 5.88mW/°C above +70°C)	471mW
μMAX (derate 4.1mW/°C above +70°C)	330mW
Operating Temperature Ranges	
MAX452_C_A	0°C to +70°C
MAX452_E_A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

**Note 1:** Signals on IN, A, B, X, or Y exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—±15V Supplies**

(V+ = +15V, V- = -15V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP (Note 2)	MAX	UNITS
ANALOG SWITCH	1						
Analog-Signal Range	V <sub>A</sub> , V <sub>B</sub> , V <sub>X</sub> , V <sub>Y</sub>	(Note 3)	C, E	-V		V+	V
A-X, A-Y, B-X, B-Y	Pov	$V_A = V_B = \pm 10V$ ,	+25°C		105	175	Ω
On-Resistance	R <sub>ON</sub>	$I_A = I_B = 1mA$	C, E			200	32
A-X, A-Y, B-X, B-Y	ΔRON	$V_A = V_B = \pm 10V$ ,	+25°C		0.5	8	Ω
On-Resistance Match (Note 4)	AKON	$I_A = I_B = 1mA$	C, E			10	32
A-X, A-Y, B-X, B-Y	DEL ATION)	$V_A = V_B = -5V, 0V, +5V;$			12	18	Ω
On-Resistance Flatness (Note 5)	RFLAT(ON)	$I_A = I_B = 1mA$	C, E			30	32
A, B, X, Y Leakage Current (Note 6)	I <sub>A</sub> (OFF), I <sub>B</sub> (OFF),	ID(OFF) V+ = 10.5V, V- = -10.5V;	+25°C	-0.5	0.01	0.5	nA
A, B, A, I Leakage Current (Note of	IX(OFF), IY(OFF)			-10		10	
LOGIC INPUT							
IN Input Logic Threshold High	VINH		C, E		1.6	2.4	V
IN Input Logic Threshold Low	VINL		C, E	0.8	1.6		V
IN Input Current Logic High or Low	I <sub>INH</sub> , I <sub>INL</sub>	V <sub>IN</sub> _ = 0.8V or 2.4V	C, E	1	0.03	1	μА

#### **ELECTRICAL CHARACTERISTICS—±15V Supplies (continued)**

 $(V + = +15V, V - = -15V, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.)


PARAMETER	SYMBOL	CONDITIONS		TA	MIN	TYP (Note 2)	MAX	UNITS
SWITCH DYNAMIC CHARACTERISTICS								
		$V_A = V_B = \pm 10V$ , $V_{+} = 15V$ ,	MAX4526	+25°C		65	100	- ns
Transition Time	trans			C, E			125	
Transition fille	TRANS	V- = -15V,	MAX4527 +	+25°C		95	200	
		Figure 3	IVIAX4327	C, E			250	
Break-Before-Make Time Delay	t <sub>BBM</sub>	$V_A = V_B = \pm 10V, V_+ = 15V, V = -15V, Figure 4$		+25°C	1	5		ns
Charge Injection (Note 3)	Q	$C_L = 1.0$ nF, $V_A$ or $V_B = 0$ V, $R_S = 0$ Ω, Figure 5		+25°C		1	10	рС
A-X, A-Y, B-X, B-Y Capacitance	Coff	$V_A = V_B = GND$ , $f = 1MHz$ , Figure 6		+25°C		13		pF
A-X, A-Y, B-X, B-Y Isolation (Note 7)	V <sub>ISO</sub>	$R_L = 50\Omega$ , $C_L = 15pF$ , $V_A = V_B = 1V_{RMS}$ , f = 1MHz, Figure 7		+25°C		-65		dB
POWER SUPPLY	<u> </u>							'
Power-Supply Range	V+, V-			C, E	±4.5		±20	V
		V+ = 16.5V, V <sub>IN</sub> = 0V or V+	MAX4526	+25°C		0.7	1	0
V. Cupply Current				C, E			1.5	- mA
V+ Supply Current	I+		MAX4527	+25°C		0.05	1	
				C, E			10	- μΑ
		V- = -16.5V	MAX4526	+25°C	-400			μΑ
V- Supply Current	-			C, E	-500			
v- эарріу Сипені	'-		MAX4527	+25°C	-1	0.05		
				C, E	-1			

- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design.
- **Note 4:**  $\Delta R_{ON} = \Delta R_{ON(MAX)} \Delta R_{ON(MIN)}$ .
- **Note 5:** Resistance flatness is defined as the difference between the maximum and minimum values of on-resistance as measured over the specified analog-signal range.
- **Note 6:** Leakage current is 100% tested at maximum rated hot temperature, and is guaranteed by correlation at T<sub>A</sub> = +25°C and minimum rated cold temperature.
- Note 7: Off-isolation = 20log10 [(Vx or Vy) / (VA or VB)], Vx or Vy = output, VA or VB = input to off switch.







(V+ = +15V, V- = -15V, GND = 0V,  $T_A$  = +25°C, unless otherwise noted.)





## Typical Operating Characteristics (continued)


 $(V+ = +15V, V- = -15V, GND = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$ 











### Pin Configuration

PIN	NAME	FUNCTION	
FIIN	INAIVIL	FORCTION	
1	А	Analog-Switch Input Terminal A. Connected to Y when IN is low; connected to X when IN is high.	
2	В	Analog-Switch Input Terminal B. Connected to X when IN is low; connected to Y when IN is high.	
3	GND	Ground. Connect GND to digital ground. (Analog signals have no ground reference; they are limited to V+ and V)	
4	IN	Logic-Level Control Inputs (see <i>Truth Table</i> ).	
5	V-	Negative Analog Supply-Voltage Input. Connect V- to GND for single- supply operation.	
6	Y	Analog-Switch Output Terminal Y.	
7	Х	Analog-Switch Output Terminal X.	
8	V+	Positive Analog/Digital Supply-Voltage Input. Internally connected to substrate.	

**Note:** A, B, X and Y pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in either direction. However, AC symmetry is best when A and B are the input, and X and Y are the output. Reduce AC balance in critical applications by using A and X or A and Y as the input, and B and Y or B and X as the output.

## Detailed Description

The MAX4526/MAX4527 are phase-reversal analog switches, consisting of two normally open and two normally closed CMOS analog switches arranged in a bridge configuration. Analog signals are put into two input pins and taken out of two output pins. A logic-level signal controls whether the input signal is routed through normally or inverted. A low-resistance DC path goes from inputs to outputs at all times, yet isolation between the two signal paths is excellent. Analog signals range from V- to V+.

These parts are characterized and optimized with  $\pm 15 \text{V}$  supplies, and they can operate from a single supply. The MAX4526 is optimized for high-frequency operation, and has a higher-speed logic-level translator and switch driver. The MAX4527 has identical analog switch characteristics, but has a slower logic-level translator and switch driver for lower current consumption.

The MAX4526/MAX4527 are designed for DC and low-frequency-signal phase-reversal applications, such as chopper amplifiers, modulator/demodulators, and self-zeroing or self-calibrating circuits. Unlike conventional CMOS switches externally wired in a bridge configuration, both DC and AC symmetry are optimized with a small 8-pin configuration that allows simple board layout and isolation of logic signals from analog signals.




Figure 1. Typical Application Circuits

#### **Power-Supply Considerations**

#### Overview

The MAX4526/MAX4527 construction is typical of most CMOS analog switches. It has three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set the analog-voltage limits on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin, and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all of the analog leakage current is through the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The *difference* in the two diode leakages from the signal path to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.

There is no connection between the analog-signal paths and GND. The analog-signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out-of-phase to V+ and V- by the logic-level translators.

V+ and GND power the internal logic and logic-level translator and set the input logic threshold. The logic-level translator converts the logic levels to switched V+ and V- signals to drive the analog switches' gates. This drive signal is the only connection between GND and the analog supplies. V+ and V- have ESD-protection diodes to GND. The logic-level input has ESD protection to V+ and to V- but not to GND, so the logic signal can go below GND (as low as V-) when bipolar supplies are used.

Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the internal P-channel switches, reducing the overall switch on-resistance. V-also sets the negative limit of the analog-signal voltage.

The logic-level input pin, IN, has ESD-protection diodes to V+ and V- but not to GND, so it can be safely driven to V+ and V-. The logic-level threshold,  $V_{IN}$ , is CMOS/TTL compatible when V+ is between 4.5V and 36V (see *Typical Operating Characteristics*).

#### Bipolar Supplies

The MAX4526/MAX4527 operate with bipolar supplies between ±4.5V and ±18V. However, since all factory characterization is done with ±15V supplies, specifications at other supplies are not guaranteed. The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 44V (see *Absolute Maximum Ratings*).




Figure 2. Balanced Modulator/Demodulator



#### Single Supply

The MAX4526/MAX4527 operate from a single supply between +4.5V and +36V when V- is connected to GND. Observe all of the bipolar precautions when operating from a single supply.

## Applications Information

The MAX4526/MAX4527 are designed for DC and low-frequency-signal phase-reversal applications. Both DC and AC symmetry are optimized for use with  $\pm 15$ V supplies.

#### Signal Phase/Polarity Reversal

The MAX4526/MAX4527 can reverse the phase or polarity of a pair of signals that are out-of-phase and balanced to ground. This is done by routing signals through the MAX4526/MAX4527 and under control of the IN pin, reversing the two signals paths inside the switch before sending out to a balanced output. Figure 1 shows a typical example. The MAX4526/MAX4527 cannot reverse the phase or polarity of a single-grounded signal, as can be done with an inverting op amp or transformer.

#### **Balanced Modulators/Demodulators**

The MAX4526/MAX4527 can be used as a balanced modulator/demodulator at carrier frequencies up to 100kHz (Figure 2). Higher frequencies are possible, but as frequency increases, small imbalances in the

MAX4526/MAX4527's internal capacitance and resistance gradually impair performance. Similarly, imbalances in external circuit capacitance and resistance to GND reduce overall carrier suppression.

The carrier is applied as a logic-level square wave to IN. (Note that this voltage can go as negative as V-.) For best carrier suppression, the power-supply voltages should be equal, the square wave should have a precise 50% duty cycle, and both the input and output signals should be symmetrical about ground. Bypass V+ and V- to GND with 0.1µF ceramic capacitors, as close to the IC pins as possible. Since the logic-level translator/driver in the MAX4526 is faster than the one in the MAX4527, it gives better results at higher frequencies. In critical applications, carrier suppression can be optimized by trimming duty cycle, DC bias around GND, or external source and load capacitance.

In signal lines, balancing both capacitance and resistance to GND produces the best carrier suppression.

Transformer coupling of input and output signals provides the best isolation and carrier suppression. Transformers can also provide signal filtering, impedance matching, or low-noise voltage gain. Use a center-tapped transformer or high-resistance voltage divider to provide a DC path to GND on either the input signal or output signal. This ensures a DC path to GND and symmetrical operation of the internal switches.

## Test Circuits/Timing Diagrams




Figure 3. Address Transition Time

## Test Circuits/Timing Diagrams (continued)




Figure 4. Break-Before-Make Interval




Figure 5. Charge Injection

## Test Circuits/Timing Diagrams (continued)




Figure 6. A, B, X, Y Capacitance





Figure 7. Off Isolation and On Loss

## \_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX4527CPA	0°C to +70°C	8 Plastic DIP
MAX4527CSA	0°C to +70°C	8 SO
MAX4527CUA	0°C to +70°C	8 µMAX
MAX4527C/D	0°C to +70°C	Dice*
MAX4527EPA	-40°C to +85°C	8 Plastic DIP
MAX4527ESA	-40°C to +85°C	8 SO
MAX4527EUA	-40°C to +85°C	8 μMAX

<sup>\*</sup>Contact factory for availability.



Chip Topography


TRANSISTOR COUNT: 50

GND

SUBSTRATE IS INTERNALLY CONNECTED TO V+

0.058" (1.47mm)

## Package Information




DIM	INC	HES	MILLIM	ETERS	
ווועו	MIN	MAX	MIN	MAX	
Α	0.036	0.044	0.91	1.11	
A1	0.004	0.008	0.10	0.20	
В	0.010	0.014	0.25	0.36	
C	0.005	0.007	0.13	0.18	
D	0.116	0.120	2.95	3.05	
Е	0.116	0.120	2.95	3.05	
Ф	0.0	256	0.65		
Н	0.188	0.198	4.78	5.03	
L	0.016	0.026	0.41	0.66	
α	0°	6°	0°	6°	


21-0036D

8-PIN μMAX
MICROMAX SMALL-OUTLINE
PACKAGE



### Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1996 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.