# Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches 


#### Abstract

General Description The MAX4503/MAX4504 are low-voltage, dual-supply, single-pole/single-throw (SPST), CMOS analog switches. The MAX4503 is normally open (NO). The MAX4504 is normally closed (NC). These CMOS switches can operate continuously with dual supplies between $\pm 1 . \mathrm{V}$ and $\pm 6 \mathrm{~V}$. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 1 nA at $+25^{\circ} \mathrm{C}$ or 10 nA at $+85^{\circ} \mathrm{C}$. The digital input is CMOS-logic compatible when using $\pm 5 \mathrm{~V}$ supplies. A unique logic input architecture allows this even though the parts have no ground pin. For single-supply operation, use the MAX4501/ MAX4502, which are pin-for-pin equivalents.


## Applications

Battery-Operated Equipment
Audio and Video Signal Routing
Low-Voltage Data-Acquisition Systems
Communications Circuits
Cellular Phones
PCMCIA Cards
Modems
Features
Available in SOT23-5 Package
Dual-Supply Operation from $\pm 1 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$
Guaranteed On-Resistance:
$250 \Omega$ with $\pm 5 \mathrm{~V}$ Supplies
Guaranteed Low Off-Leakage Currents:
1 nA at $+25^{\circ} \mathrm{C}$
10 nA at $+85^{\circ} \mathrm{C}$

- Guaranteed Low On-Leakage Currents:
2 nA at $+25^{\circ} \mathrm{C}$
20 nA at $+85^{\circ} \mathrm{C}$
Guaranteed Low Charge Injection: 10 pC Max
Fast Switching Speed: toN $=150 \mathrm{~ns}$, toFF $=100 \mathrm{~ns}$
CMOS-Logic Compatible Input

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4503CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4503CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX4503CUK | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5 SOT23-5 |
| MAX4503C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX4503EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4503ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4503EUK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 SOT23-5 |
| MAX4503MJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP** |

Ordering Information continued at end of data sheet.
*Contact factory for dice specifications.
** Contact factory for availability.

Pin Configurations


[^0]
## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

## ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to V-)


| 5-Pin SOT23-5 (derate $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ 8-Pin CERDIP (derate $8.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | ${ }^{\circ} \mathrm{C}$ ) ........ 571 mW <br> $0^{\circ} \mathrm{C}$ )........640mW |
| :---: | :---: |
| Operating Temperature Ranges |  |
| MAX4503C_/MAX4504C | .$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX4503E_JMAX4504E | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX4503MJA/MAX4504MJA | . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10sec) |  |

Note 1: Voltages on any signal terminal exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## ELECTRICAL CHARACTERISTICS— $\pm 5 \mathrm{~V}$ Supply

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  |  | TYP <br> (Note 2) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$, $\mathrm{V}_{\mathrm{NC}}$ |  |  |  | V- |  | V+ | V |
| COM to NO or NC On-Resistance | Ron | $\mathrm{V}_{\text {COM }}=3.5 \mathrm{~V}, \mathrm{ICOM}=1 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 60 | 250 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 350 |  |  |  |
| NO or NC Off Leakage Current (Note 3) | INO(OFF), INC(OFF) | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V},$ <br> $\mathrm{V}_{\text {COM }}= \pm 4.5 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mp 4.5 \mathrm{~V}$ | $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  | -1 | 0.01 | 1 | nA |
|  |  |  | $\begin{aligned} & T_{A}=T_{M I N} \\ & \text { to } T_{M A X} \end{aligned}$ | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
| COM Off Leakage Current (Note 3) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mp 4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -1 | 0.01 | 1 | nA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ <br> to TMAX | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
| COM On Leakage Current (Note 3) | ICOM(ON) | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V},$ <br> $\mathrm{V}_{\mathrm{COM}}= \pm 4.5 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -2 | 0.01 | 2 | nA |
|  |  |  | $\begin{aligned} & T_{A}=T_{M I N} \\ & \text { to } T_{M A X} \end{aligned}$ | C, E | -20 |  | 20 |  |
|  |  |  |  | M | -200 |  | 200 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |  |
| IN Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | (V+)-1.5 |  | V+ | V |
| IN Input Logic Low | VIL |  |  |  | V- |  | +) - 3.5 | V |
| IN Input Current Logic High or Low | $\mathrm{IIH}_{\text {, IIL }}$ | V IN $=\mathrm{V}+, \mathrm{OV}$ |  |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |

## Low-Voltage, Dual-Supply, SPST, <br> CMOS Analog Switches

## ELECTRICAL CHARACTERISTICS— $\pm 5 \mathrm{~V}$ Supply (continued)

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{aligned} & V_{I N}=3 V, R_{L}=1 \mathrm{k} \Omega \\ & V_{N O} \text { or } V_{N C}=3 V \text {, Figure } 1 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 30 | 150 | ns |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 240 |  |
| Turn-Off Time | toff | $\begin{aligned} & V_{I N}=3 V, R_{L}=1 \mathrm{k} \Omega \\ & V_{N O} \text { or } V_{N C}=3 \mathrm{~V} \text {, Figure } 1 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 20 | 100 | ns |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 150 |  |
| Charge Injection (Note 4) | Q | $\begin{aligned} & C_{L}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}_{\mathrm{S}}=0 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { Figure } 2 \end{aligned}$ |  |  | 1 | 10 | pC |
| Off Isolation | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \\ & \mathrm{f}=100 \mathrm{kHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \text { Figure } 3 \end{aligned}$ |  |  | <-90 |  | dB |
| NO or NC Off Capacitance | $\mathrm{C}_{\text {NO(OFF) }}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 4 |  |  | 3 |  | pF |
| COM Off Capacitance | Coff(COM) | $f=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 4 |  |  | 3 |  | pF |
| COM On Capacitance | Con(COM) | $f=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Figure 4 |  |  | 9 |  | pF |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+, V- Supply Current | I+, I- | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -125 | 40 | 125 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -200 |  | 200 |  |

## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

## ELECTRICAL CHARACTERISTICS— $\pm 3$ V Supply

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}, \mathrm{~V}-=-2.7 \mathrm{~V}$ to $-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{~V}_{\mathrm{NO}},$ $V_{N C}$ |  |  |  | 0 |  | V+ | V |
| COM to NO or NC On-Resistance | Ron | $V_{C O M}=1.5 \mathrm{~V}, \mathrm{ICOM}=0.1 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 100 | 400 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | 500 |  |
| NO or NC Off Leakage Current (Notes 3, 4) | INO(OFF), INC(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}_{-}}= \pm 1.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\mp 1.5 \mathrm{~V}, \\ & \mathrm{~V}+=3.3 \mathrm{~V}, \mathrm{~V}-=-3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -1 |  | 1 | nA |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \\ & \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
| COM Off Leakage Current (Notes 3, 4) | ICOM(OFF) | $\mathrm{V}_{\mathrm{COM}}= \pm 1.5 \mathrm{~V}$, <br> $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mp 1.5 \mathrm{~V}$, <br> $\mathrm{V}+=3.3 \mathrm{~V}, \mathrm{~V}-=-3.3 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -1 |  | 1 | nA |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \\ & \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
| COM On Leakage Current (Notes 3, 4) | ICOM(ON) | $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 1.5 \mathrm{~V}$, <br> $V_{C O M}= \pm 1.5 \mathrm{~V}$, <br> $\mathrm{V}+=\overline{3} .3 \mathrm{~V}, \mathrm{~V}-=-3.3 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -2 |  | 2 | nA |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \\ & \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | C, E | -20 |  | 20 |  |
|  |  |  |  | M | -200 |  | 200 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |  |
| IN Input Logic High | VINH |  |  |  | 2.4 |  | V+ | V |
| IN Input Logic Low | VINL |  |  |  | V- |  | 0.4 | V |
| IN Input Current Logic High or Low | IIH, IIL |  |  |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| V+, V- Supply Current | I+, I- | $\mathrm{IN}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -100 | 25 | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | -175 |  | 175 |  |

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 4: Guaranteed, not production tested.
Note 3: Leakage parameters are $100 \%$ tested at maximum rated hot operating temperature, and guaranteed by correlation at $+25^{\circ} \mathrm{C}$.
Note 5: SOT packaged parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Limits at maximum and minimum rated temperature are guaranteed by design and correlation limits at $+25^{\circ} \mathrm{C}$.

# Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches 

Typical Operating Characteristics
$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4503 | MAX4504 |  |  |  |
| DIP/SO | SOT23-5 | DIP/SO | SOT23-5 |  |  |
| 1 | 1 | 1 | 1 | COM | Analog Switch Common Terminal |
| 2, 3, 5 | - | 2, 3, 5 | - | N.C. | No Connect (not internally connected) |
| 4 | 5 | 4 | 5 | V+ | Positive (analog and digital) Supply Voltage Input |
| 6 | 4 | 6 | 4 | IN | Digital Control Input |
| 7 | 3 | 7 | 3 | V- | Negative (analog) Supply Voltage Input |
| 8 | 2 | - | - | NO | Analog Switch Normally Open Terminal |
| - | - | 8 | 2 | NC | Analog Switch Normally Closed Terminal |

Note: NO, NC, and COM pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in both directions.

## Applications Information

## Power-Supply Considerations

The MAX4503/MAX4504's construction is typical of most CMOS analog switches, except they have only two supply pins: V+ and V-. These voltages set the analog voltage limits of the switch. Reverse ESD-protection diodes are internally connected between IN and each analog signal pin and both $\mathrm{V}+$ and V -. If any analog signal exceeds $V+$ or $V$-, one of these diodes will conduct. During normal operation, these (and other) reverse-biased ESD diodes leak, forming the only current drawn from V-. Additional current flows through V+ from the logic-level translator.
Virtually all the analog leakage current is provided through the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either $\mathrm{V}+$ or V - and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and Vpins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog signal paths and $\mathrm{V}+$ or V -.
V+ and V- also power the internal logic and logic-level translators. Since there is no ground pin, the logic input
has a low-current pull-up to $\mathrm{V}+$ and the logic limit is set by an internal comparator referenced to $\mathrm{V}+$. The logiclevel translators convert the logic levels to switched $\mathrm{V}_{+}$ and $V$ - signals, to drive the gates of the analog signals. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. COM, NO, and NC pins have ESD-protection diodes to $\mathrm{V}+$ and V -

The logic is CMOS compatible when $\mathrm{V}+$ is +5 V . CMOS compatibility is maintained with all V+ values, assuming that the CMOS logic is operated from the same V+ supply. Since the MAX4503/MAX4504 have no ground pins, the logic levels are internally referenced to V+.
Do not connect the MAX4503/MAX4504 V+ to +3V and connect the logic-level pins to TTL-logic-level signals. TTL levels can exceed +3 V and violate the absolute maximum ratings, damaging the part and/or external circuits.

High-Frequency Performance
In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz . (see Typical Operating Characteristics). Above 20 MHz the on-response has several minor peaks which are highly layout dependent. The problem is not in turning the switch on, but in turning it off. The off-state switch acts like a capacitor, and passes higher frequencies with less attenuation. At 10 MHz , off isolation is about -65 dB in $50 \Omega$ systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse.

## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches



Figure 1. Switching Times


Figure 2. Charge Injection

## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

Test Circuits/Timing Diagrams (continued)


Figure 3. Off Isolation and On Loss


Figure 4. NO, NC, and COM Capacitance
_Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4504CPA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4504CSA | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8 SO |
| MAX4504CUK | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 5 SOT23-5 |
| MAX4504C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX4504EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 Plastic DIP |
| MAX4504ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4504EUK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 5 SOT23-5 |
| MAX4504MJA | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 CERDIP** |

*Contact factory for dice specifications.
**Contact factory for availability.

Chip Topography


TRANSISTOR COUNT: 36
SUBSTRATE IS INTERNALLY CONNECTED TO V+

## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches



## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


SIDE VIEW


NOTES:
ALL DIMENSIDNS ARE IN MILLIMETERS
FIIT LENGTH MEASURED AT INTERCEPT PIINT BETWEEN DATUM A \& LEAD SURFACE.
3. PACKAGE OUTLINE EXCLUSIVE IF MLLD FLASH \& METAL BURR. MLLD FLASH, PRITRUSIIN IR METAL BURR SHZULD NDT EXCEED 0.25 MM .
4. PACKAGE DUTLINE INCLUSIVE DF SLLDER PLATING.
5. MEETS JEDEC MD178, VARIATIDN AA.
6. LEADS TI BE CDPLANAR WITHIN 0.10 mm
7. SULDER THICKNESS MEASURED AT FLAT SECTIUN DF LEAD BETWEEN 0.08 mm AND 0.15 mm FRDM LEAD TIP.

|  PRIPRIETARY INFIRMATIDN |  |  |  |
| :---: | :---: | :---: | :---: |
| TITLEI |  |  |  |
| PACKAGE OUTLINE, SOT-23, 5L |  |  |  |
| APPRIVAL | $\begin{array}{\|l} \hline \text { DDCUMENT CONTROL NO. } \\ 21-0057 \end{array}$ | $\stackrel{\text { REV. }}{ }$ | 1/1 |

# Low Voltage, Dual-Supply, SPST, CMOS Analog Switches 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Low-Voltage, Dual-Supply, SPST, CMOS Analog Switches

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Revision History
Changes made at Rev 1: 1, 4, 10, 11, 12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

13


[^0]:    N.C. = NOT INTERNALLY CONNECTED

