

LM98722

3 Channel, 16-Bit, 45 MSPS Analog Front End with LVDS/ CMOS Output, Integrated CCD/CIS Sensor Timing Generator and Spread Spectrum Clock Generation

General Description

The LM98722 is a fully integrated, high performance 16-Bit, 45 MSPS signal processing solution for digital color copiers, scanners, and other image processing applications. Highspeed signal throughput is achieved with an innovative architecture utilizing Correlated Double Sampling (CDS), typically employed with CCD arrays, or Sample and Hold (S/H) inputs (for higher speed CCD or CMOS image sensors). The signal paths utilize 8 bit Programmable Gain Amplifiers (PGA), a +/-9-Bit offset correction DAC and independently controlled Digital Black Level correction loops for each input. The PGA and offset DAC are programmed independently allowing unique values of gain and offset for each of the three analog inputs. The signals are then routed to a 45MHz high performance analog-to-digital converter (ADC). The fully differential processing channel shows exceptional noise immunity, having a very low noise floor of -74dB. The 16-bit ADC has excellent dynamic performance making the LM98722 transparent in the image reproduction chain.

A very flexible integrated Spread Spectrum Clock Generation (SSCG) modulator is included to assist with EM compliance and reduce system costs.

Applications

- Multi-Function Peripherals
- High-speed Currency/Check Scanners
- Flatbed or Handheld Color Scanners
- High-speed Document Scanners

Features

- LVDS/CMOS Outputs
- LVDS/CMOS/Crystal Clock Source with PLL Multiplication
- Integrated Flexible Spread Spectrum Clock Generation
- CDS or S/H Processing for CCD or CIS sensors
- Independent Gain/Offset Correction for Each Channel
- Automatic per-Channel Gain and Offset Calibration
- Programmable Input Clamp Voltage
- Flexible CCD/CIS Sensor Timing Generator

Key Specifications

Maximum Input Level 1.2 or 2.4 Volt Modes
 (both with + or - polarity option)
 ADC Resolution 16-Bit
 ADC Sampling Rate 45 MSPS

■ ADC Sampling Hate 45 MSPS
■ INL +18/-25 LSB (typ)

Channel Sampling Rate 22.5/22.5/15 MSPS PGA Gain Steps 256 Steps PGA Gain Range 0.64 to 8.3x

Analog DAC Resolution +/-9 Bits
 Analog DAC Range +/-307mV or +/-614mV


■ Analog DAC Range +/-30/mv or +/-614mv
■ Digital DAC Resolution +/-6 Bits


■ Digital DAC Range
 -2048 LSB to + 2016 LSB
 SNR
 -74dB (@0dB PGA Gain)


■ Power Dissipation 630mW (LVDS)
■ Operating Temp 0 to 70°C

Supply Voltage 3.3V Nominal (3.0V to 3.6V range)

System Block Diagram







Typical Application Diagram 30099573 * 100 Ω used for LVDS INCLK only. If using CMOS INCLK, 100 Ω is removed and INCLK- connected to DGND. LVDS Deserializer (DS90CR218A or equiv.) ASIC and Clock Gen DGND 🕂 DGND 나 0.1 파 DGND DGND FIGURE 3. Typical Application Diagram Serial Interface and Device Control Bus CPOFILT1 CLKOUT/SH2 VC VD 2 RS SH3 PHIB2 PHIB1 DGND PHIA2 PHIA1 DGND INCLK-INCLK+ DGND 유 DVB D0/TXOUT0-D1/TXOUT0+ D2/TXOUT1-D3/TXOUT1+ D5/TXOUT2+ D6/TXCLK-D4/TXOUT2-CPOFILT2 VA VREFB VREFT SH_R SDI SCLK SEN VA AGND AGND OSG AGND AGND AGND PHIC1 VCLP VA IBIAS OSR SH1 CE 8 T.0.1 ≱ 小 AGND CCD Timing Generator Output Bus ≸o 1 0.1 µF **0**.1 μF 0.1 μF 0.1 Jr. AGND CCD Clock Drivers CCD Sensor & Output Signal Buffers

Pin Descriptions

1 2 3	PHIC2	0	lD	1					
3	D11104		ا ا	PU	Configurable high speed se	nsor timing output.			
	PHIC1	0	D	PD	Configurable high speed se	nsor timing output.			
	SH1	0	D	PU	Configurable low speed ser	nsor timing output.			
4	CE	I	D		Chip Serial Interface Addre	ss Setting Input			
					CE Level	Address			
					V_D	01			
					Float	10			
					DGND	00			
5	CAL	I	D	PD	Initiate calibration sequence	e. Leave unconnected or tie to DGND if unused.			
6	RESET	I	D	PU	Active-low master reset. NO	when function not being used.			
7	SH_R	I	D	PD	External request for an SH	interval.			
8	SDI	I	D	PD	Serial Interface Data Input.				
9	SDO	0	D		Serial Interface Data Outpu	t.			
10	SCLK	I	D	PD	Serial Interface shift registe	r clock.			
11	SEN	I	D	PU	Active-low chip enable for the	ne Serial Interface.			
12	V _A		Р		Analog power supply. Bypa	ss voltage source with 4.7µF and pin with 0.1µF to AGND.			
13	AGND		Р		Analog ground return.				
14	V _A		Р		Analog power supply. Bypa	ss voltage source with 4.7µF and pin with 0.1µF to AGND.			
15	VREFB	0	Α		Bottom of ADC reference. E	Bypass with a 0.1µF capacitor to ground.			
16	VREFT	0	Α		Top of ADC reference. Bypass with a 0.1µF capacitor to ground.				
17	V _A		Р			ss voltage source with 4.7µF and pin with 0.1µF to AGND.			
18	AGND		P		Analog ground return.				
19	VCLP	Ю	A		Input Clamp Voltage. Normally bypassed with a 0.1µF, and a 4.7µF capacitor to AGN				
	102.	1.0	``		An external reference voltage may be applied to this pin.				
20	V _A		P			ss voltage source with 4.7µF and pin with 0.1µF to AGND.			
21	IBIAS	0	Α			9.0 kOhm 1% resistor to AGND.			
22	AGND		P		Analog ground return.	ole Refill 176 feetete te Marks.			
23	OS _R	ı	A		†	ly sensor Red output AC-coupled thru a capacitor.			
24	AGND	<u> </u>	P		Analog ground return.	y control radical partition coupling and a capacitor.			
25	OS _G	1	A		 	ly sensor Green output AC-coupled thru a capacitor.			
26	AGND	<u> </u>	P		Analog ground return.	Ty contact aroun suspective coupled that a superior.			
27	OS _B	+	A		 	ly sensor Blue output AC-coupled thru a capacitor.			
28	CPOFILT2		A						
20	OF OF ILIZ		^		CPOFILT1.	tor. Bypass this supply pin with a 0.1µF capacitor to			
29	DGND		Р		Digital ground return.				
30	CPOFILT1		А		" "	tor. Bypass this supply pin with a 0.1µF capacitor to			
31	DVB	0	D			s. Not an input. Bypass with 0.1µF capacitor to DGND.			
32	INCLK+	1	D		0 71	1 21 1			
02	INOLINI				Clock Input. Non-Inverting input for LVDS clocks or CMOS clock input. CMOS clock is selected when pin 29 is held at DGND, otherwise clock is configured for LVDS operation				
33	INCLK-	ı	D		Clock Input. Inverting input for LVDS clocks, connect to DGND for CMOS clock.				
34	DOUT7/ TXCLK+	0	D		Bit 7 of the digital video output bus in CMOS Mode, LVDS Frame Clock+ in LVDS Mode				
35	DOUT6/ TXCLK-	0	D		Bit 6 of the digital video output bus in CMOS Mode, LVDS Frame Clock- in LVDS Mod				
36	DOUT5/ TXOUT2+	0	D		Bit 5 of the digital video out	put bus in CMOS Mode, LVDS Data Out2+ in LVDS Mode.			

Name DOUT4/	I/O	Тур	Res	
DOUT4/			nes	Description
	0	D		Bit 4 of the digital video output bus in CMOS Mode, LVDS Data Out2- in LVDS Mode.
TXOUT2-				
	0	D		Bit 3 of the digital video output bus in CMOS Mode, LVDS Data Out1+ in LVDS Mode.
TXOUT1+				
DOUT2/	0	D		Bit 2 of the digital video output bus in CMOS Mode, LVDS Data Out1- in LVDS Mode.
TXOUT1-				
DOUT1/	0	D		Bit 1 of the digital video output bus in CMOS Mode, LVDS Data Out0+ in LVDS Mode.
TXOUT0+				
DOUT0/	0	D		Bit 0 of the digital video output bus in CMOS Mode, LVDS Data Out0- in LVDS Mode.
TXOUT0-				
OGND	0	D	PD	Configurable sensor control output.
V_{D}		Р		Power supply for the digital circuits. Bypass this supply pin with 0.1µF capacitor. A single
				4.7μF capacitor should be used between the supply and the VD, VR and VC pins.
v _c		Р		Power supply for the sensor control outputs. Bypass this supply pin with 0.1µF capacitor.
CLKOUT/SH2	0	D		Output clock for registering output data when using CMOS outputs, or a configurable
				low speed sensor timing output.
SH3	0	D		Configurable low speed sensor timing output.
RS	0	D		Configurable high speed sensor timing output.
CP	0	D		Configurable high speed sensor timing output.
PHIA1	0	D		Configurable high speed sensor timing output.
PHIA2	0	D		Configurable high speed sensor timing output.
OGND		Р		Digital ground return.
v _c		Р		Power supply for the sensor control outputs.
				Bypass this supply pin with 0.1µF capacitor.
PHIB1	0	D		Configurable high speed sensor timing output.
PHIB2	0	D		Configurable high speed sensor timing output.
SH4	0	D		Configurable low speed sensor timing output.
SH5	0	D		Configurable low speed sensor timing output.
	XOUT1+ DOUT2/ XOUT1- DOUT1/ XOUT0+ DOUT0/ XOUT0- DGND CC CLKOUT/SH2 SH3 SS SP SHIA1 SHIA2 DGND CC SHIB1 SHIB2 SH4	XOUT1+ DOUT2/ XOUT1- DOUT1/ XOUT0+ DOUT0/ XOUT0- DGND CC CLKOUT/SH2 OCP OCHIA1 OCHIA2 OCHIA1 OCHIA2 OCHIB1 OCHIB1 OCHIB2 OCHIB2 OCHIB2 OCHIB2 OCHIB4 OCHIB2 OCHIB4 OCHI	XOUT1+ DOUT2/ DOUT2/ DOUT1- DOUT1/ DOUT0- DOUT0/ DOUT0- DO	XOUT1+ DOUT2/ XOUT1- DOUT1/ DOUT1/ DOUT0/ XOUT0+ DOUT0/ DO

(I=Input), (O=Output), (IO=Bi-directional), (P=Power), (D=Digital), (A=Analog), (PU=Pull Up with an internal resistor), (PD=Pull Down with an internal resistor).

Absolute Maximum Ratings (Note 1, Note

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (VA,VR,VD,VC)	4.2V
Voltage on Any Input Pin	-0.3V to
(Not to exceed 4.2V)	(VA + 0.3V)
Voltage on Any Output Pin	-0.3V to
(execpt DVB and not to exceed 4.2V)	(VA + 0.3V)
DVB Output Pin Voltage	2.0V
Input Current at any pin other than Supply Pins (<i>Note 3</i>)	±25 mA

Package Input Current (except Supply Pins) (Note 3)

Maximum Junction Temperature (TA)

<66°C/W Thermal Resistance (θ_{JA}) Package Dissipation at T_A = 25°C >1.89W (Note 4)

ESD Rating (Note 5)

Human Body Model 2500V Machine Model 250V -65°C to +150°C

Storage Temperature Soldering process must comply with National

Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. (Note 6)

Operating Ratings (Note 1, Note 2)

Operating Temperature Range $0^{\circ}C \le T_{\Delta} \le +70^{\circ}C$ All Supply Voltage +3.0V to +3.6V

Electrical Characteristics

The following specifications apply for VA = VD = VC = 3.3V, $C_L = 10pF$, and $f_{INCLK} = 15MHz$ unless otherwise specified. **Boldface** limits apply for $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = 25^{\circ}C$.

±50 mA

150°C

Symbol	Parameter	Conditions	Min (Note 9)	Typ (<i>Note 8</i>)	Max (<i>Note 9</i>)	Units
MOS Digi	tal Input DC Specifications (RESETb,	SH_R, SCLK, SENb)				
V_{IH}	Logical "1" Input Voltage		2.0			V
V _{IL}	Logical "0" Input Voltage				0.8	V
V _{IHYST}	Logic Input Hysteresis			0.6		
I _{IH}	Logical "1" Input Current	V _{IH} = VD				
		RESET, SEN		100		nA
		SH_R, SCLK, SDI, CAL		65		μΑ
		CE		30		nA
I _{IL}	Logical "0" Input Current	V _{IL} = DGND				
		RESETSEN		-65		μA
		SH_R, SCLK, SDI, CAL		-100		nA
		CE		-30		μΑ
MOS Digi	tal Output DC Specifications (SH1 to	SH5, RS, CP, PHIA, PHIB, PHI	C)			
V _{OH}	Logical "1" Output Voltage	I _{OUT} = -0.5mA	3.0			V
V _{OL}	Logical "0" Output Voltage	I _{OUT} = 1.6mA			0.21	V
I _{os}	Output Short Circuit Current	V _{OUT} = DGND		18		mA
		V _{OUT} = VD		-25		
I _{OZ}	CMOS Output TRI-STATE Current	V _{OUT} = DGND		20		nA
		$V_{OUT} = VD$		-25		
MOS Digi	tal Output DC Specifications (CMOS	Data Outputs)				
V _{OH}	Logical "1" Output Voltage	I _{OUT} = -0.5mA		2.3		V
V _{OL}	Logical "0" Output Voltage	I _{OUT} = 1.6mA		0.12		V
I _{os}	Output Short Circuit Current	V _{OUT} = DGND		12		mA
00		V _{OUT} = VD		-14		
I _{OZ}	CMOS Output TRI-STATE Current	V _{OUT} = DGND		20		nA
02		$V_{OUT} = VD$		-25		

Symbol	Parameter	Conditions	Min (<i>Note 9</i>)	Typ (Note 8)	Max (Note 9)	Units
LVDS/CMO	S Clock Receiver DC Specifications	(INCLK+ and INCLK- Pins)				
V _{IHL}	Differential LVDS Clock	$R_1 = 100\Omega$			200	mV
	High Threshold Voltage	V _{CM} (LVDS Input Common Mode Voltage)= 1.25V				
V _{ILL}	Differential LVDS Clock	1	-200			mV
ILL	Low Threshold Voltage					
V _{IHC}	CMOS Clock	INCLK- = DGND	2.0			V
1110	High Threshold Voltage					
V _{ILC}	CMOS Clock	1			0.8	V
ILC	Low Threshold Voltage					
I _{IHL}	CMOS Clock			230	260	μA
THL	Input High Current					μπ
I _{ILC}	CMOS Clock		-135	-120		μA
·ILC	Input Low Current			0		μΛ
LVDS Outp	ut DC Specifications		<u> </u>			
V _{OD}	Differential Output Voltage	$R_1 = 100\Omega$	280	390	490	mV
V _{OS}	LVDS Output Offset Voltage	1 -	1.08	1.20	1.33	V
I _{os}	Output Short Circuit Current	$V_{OUT} = 0V$, $R_L = 100\Omega$		8.5		mA
	ply Specifications	001 7 E	<u> </u>			
IA I	VA Analog Supply Current	LVDS Output Data Format		139	162	mA
		LVDS Output Data Format		3.1	4.5	mA
		(Powerdown)				
		CMOS Output Data Format		137	161	mA
		(40 MHz)				
ID	VD Digital Output Driver Supply	LVDS Output Data Format		50	65	mA
	Current	LVDS Output Data Format (Powerdown)		5.5	8	mA
		CMOS Output Data Format (ATE Loading of CMOS Outputs > 50 pF) (40 MHz)		48	62	mA
IC	VC CCD Timing Generator Output Driver Supply Current	Typical sensor outputs: SH1-SH5, PHIA, PHIB, PHIC, RS. CP		1	4	mA
		(ATE Loading of CMOS				
		Outputs > 50pF)				
PWR	Average Power Dissipation	LVDS Output Data Format		630	736	mW
		LVDS Output Data Format		28	32	mW
		(Powerdown)		_•		
		CMOS Output Data Format		600	740	mW
		(ATE Loading of CMOS Outputs				
		> 50pF) (40 MHz)				
<u> </u>	ling Circuit Specifications					
V_{IN}	Input Voltage Level	CDS Gain=1x, PGA Gain=1x		2.3		Vp-p
		CDS Gain=2x, PGA Gain= 1x		1.22		

8

Symbol	Parameter	Conditions	Min (<i>Note 9</i>)	Typ (<i>Note 8</i>)	Max (<i>Note 9</i>)	Units
I _{IN_SH}	Sample and Hold Mode	Source Followers Off		19	25	μA
	Input Leakage Current	CDS Gain = 1x	(-103)	(-95)		
		$OS_X = VA (OS_X = AGND)$				
		Source Followers Off		33	50	μΑ
		CDS Gain = 2x	(-152)	(-141)		
		$OS_X = VA (OS_X = AGND)$				
		Source Followers On		20	250	nA
		CDS Gain = 2x	(-250)	(-50)		
		$OS_X = VA (OS_X = AGND)$				
C_SH	Sample/Hold Mode	CDS Gain = 1x		2.5		pF
	Equivalent Input Capacitance					
		CDS Gain = 2x		4		pF
I _{IN_CDS}	CDS Mode	Source Followers Off		10	250	nA
	Input Leakage Current	$OS_X = VA (OS_X = AGND)$	(-250)	(-50)		
R _{CLPIN}	CLPIN Switch Resistance			16	55	Ω
	(OS _X to VCLP Node)					
LP Refe	rence Circuit Specifications					
	VCLP Voltage 000	VCLP Voltage Setting = 000		0.85VA		٧
	VCLP Voltage 001	VCLP Voltage Setting = 001		0.9VA		٧
	VCLP Voltage 010	VCLP Voltage Setting = 010		0.95VA		٧
	VCLP Voltage 011	VCLP Voltage Setting = 011		0.6VA		٧
V _{VCLP}	VCLP Voltage 100	VCLP Voltage Setting = 100		0.55VA		٧
	VCLP Voltage 101	VCLP Voltage Setting = 101		0.4VA		٧
	VCLP Voltage 110	VCLP Voltage Setting = 110		0.35VA		٧
	VCLP Voltage 111	VCLP Voltage Setting = 111		0.15VA		V
I _{sc}	VCLP DAC Short Circuit Output	0001 xxxxb VCLP Config.		30		mA
00	Current	Register =				
ack Leve	Offset DAC Specifications		,			
	Resolution			10		Bits
	Monotonicity		Gi	aranteed by	characteriza	tion
	Offset Adjustment Range	CDS Gain = 1x				
	Referred to AFE Input	Minimum DAC Code = 0x000		-614		mV
		Maximum DAC Code = 0x3FF		614		
		CDS Gain = 2x				
		Minimum DAC Code = 0x000		-307		m∨
		Maximum DAC Code = 0x3FF		307		
	Offset Adjustment Range	Minimum DAC Code = 0x000	-17500		-16130	LSE
	Referred to AFE Output	Maximum DAC Code = 0x3FF	+16130		+17500	LOE
	DAC LSB Step Size	CDS Gain = 1x		1.2		mV
		Referred to AFE Output		(32)		(LSE
DNL	Differential Non-Linearity		-0.85	+0.74/ -0.37	+2.4	LSE
INL	Integral Non-Linearity		-2.5	+0.72/ -0.56	+2.5	LSE
A Speci	fications	1	<u>. </u>		<u> </u>	l
-	Gain Resolution			8		Bits
		1	Gi	uaranteed by	characteriza	tion
	Monotonicity		1	- 7		
	Monotonicity Maximum Gain	CDS Gain = 1x	7.7	8.3	8.8	V/V

9

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
	Minimum Gain	CDS Gain = 1x	0.58	0.64	0.70	V/V
		CDS Gain = 1x	-4.7	-4.2	-3.5	dB
	PGA Function	Gain (V/V) = (180/(27	7-PGA Code	e))	•
		Gain (dB) = 20	LOG10(18	0/(277-PGA (Code))	
	Channel Matching	Minimum PGA Gain		3		%
		Maximum PGA Gain		12.7		
ADC Specif	ications					
V_{REFT}	Top of Reference			2.07		V
V _{REFB}	Bottom of Reference			0.89		V
V _{REFT} - V _{REFB}	Differential Reference Voltage		1.06	1.18	1.30	V
	Overrange Output Code			65535		
	Underrange Output Code			0		
Digital Offs	et "DAC" Specifications	•	•		•	•
	Resolution			7		Bits
	Digital Offset DAC LSB Step Size	Referred to AFE Output		32		LSB
	Offset Adjustment Range	Min DAC Code =7b0000000		-2048		
	Referred to AFE Output	Mid DAC Code =7b1000000		0		LSB
		Max DAC Code = 7b1111111		+2016		
Full Channe	el Performance Specifications					
DNL	Differential Non-Linearity	(Note 10)	-0.999	+0.8/-0.7	2.5	LSB
INL	Integral Non-Linearity	(Note 10)	-75	+18/-25	75	LSB
		Minimum PGA Gain		-76		dB
SNR	Total Output Noice	(Note 10)		10	26	LSB RM
SINH	Total Output Noise	Maximum PGA Gain		-56		dB
		(Note 10)		96		LSB RM
	Channel to Channel Crosstalk	Mode 3		26		LCD
		Mode 2		17		LSB

AC Timing Specifications The following specifications apply for VA = VD = VC = 3.3V, $C_L = 10 pF$, and $f_{INCLK} = 15 MHz$ unless otherwise specified. Boldface limits apply for $T_A = T_{MIN}$ to T_{MAX} ; all other limits $T_A = 25 \, ^{\circ}C$.

Symbol	Parameter	Conditions	Min (<i>Note</i> 9)	Typ (Note 8)	Max (<i>Note 9</i>)	Units
nput Clo	ck Timing Specifications		,	l l		
		INCLK = PIXCLK	0.66		15 (Mode 3)	
		(Pixel Rate Clock)	1		22.5 (Mode 2)	MHz
f _{INCLK}	Input Clock Frequency		1		22.5 (Mode 1)	
INCLK	input Glock Frequency	INCLK = ADCCLK			45 (Mode 3)	
		(ADC Rate Clock)	2		45 (Mode 2)	MHz
					22.5 (Mode 1)	
T _{dc}	Input Clock Duty Cycle		40/60	50/50	60/40	%
ull Chan	nel Latency Specifications	I	1	1		1
	3 Channel Mode Pipeline Delay	PIXPHASE0		24		_
t _{LAT3}		PIXPHASE1		23 1/2		T _{ADC}
27.10		PIXPHASE2		23		- 7.50
		PIXPHASE3		22 1/2		
	2 Channel Mode Pipeline Delay	PIXPHASE0		21		
t _{LAT2}		PIXPHASE1		20 1/2		T _{ADC}
		PIXPHASE2		20		-
	4 Observat Maria Bissilia Bula	PIXPHASE3		19 1/2		
	1 Channel Mode Pipeline Delay	PIXPHASE0		19		_
t _{LAT1}		PIXPHASE1		18 1/2		T _{ADC}
		PIXPHASE2 PIXPHASE3		18 17 1/2		
H R Tim	ning Specifications	TIXITIAGES		17 1/2		
t _{SHR_S}	SH_R Setup Time			2		ns
t _{SHR_H}	SH_R Hold Time			2		ns
	put Timing Specifications			<u>l</u>		
TX _{pp0}	TXCLK to Pulse Position 0	LVDS Output	-0.46	0	0.46	ns
TX _{pp1}	TXCLK to Pulse Position 1	Specifications not	2.71	3.17	3.63	ns
TX _{pp2}	TXCLK to Pulse Position 2	tested in production.	5.89	6.35	6.81	ns
TX _{pp3}	TXCLK to Pulse Position 3	Min/Max guaranteed	9.06	9.52	9.98	ns
TX _{pp4}	TXCLK to Pulse Position 4	by design,	12.24	12.70	13.16	ns
TX _{pp5}	TXCLK to Pulse Position 5	characterization and statistical	15.41	15.87	16.33	ns
TX _{pp6}	TXCLK to Pulse Position 6	analysis.	18.59	19.05	19.51	ns
	tput Timing Specifications	1,	1 2.33	1 1		
		f _{INCLK} = 40MHz				
t _{CRDO}	CLKOUT Rising Edge to CMOS	INCLK = ADCCLK	2	6	9	ns
0.100	Output Data Transition	(ADC Rate Clock)				
 '	erface Timing Specifications	•	•			•

11

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (<i>Note 9</i>)	Units
4	land Clark Frances	f _{SCLK} <= f _{INCLK} INCLK = PIXCLK (Pixel Rate Clock) Mode 3/2/1			15/22.5/22.5	MHz
f _{SCLK}	Input Clock Frequency —	f _{SCLK} <= f _{INCLK} INCLK = ADCCLK (ADC Rate Clock) Mode 3/2/1			45/45/22.5	MHz
	SCLK Duty Cycle			50/50		ns
t _{IH}	Input Hold Time		1.5			ns
t _{IS}	Input Setup Time		2.5			ns
$t_{\sf SENSC}$	SCLK Start Time After SEN Low		1.5			ns
t _{SCSEN}	SEN High after last SCLK Rising Edge		2.5			ns
t _{SENW}	SEN Pulse Width	INCLK present INCLK stopped (Note 11, Note 12)	6 50			T _{INCLK} ns
t _{OD}	Output Delay Time			11	14	ns
t _{HZ}	Data Output to High Z				0.5	T _{SCLK}

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the Operating Ratings is not recommended.

Note 2: All voltages are measured with respect to AGND = DGND = 0V, unless otherwise specified.


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{IN} > V_A \text{ or } V_D)$, the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25 mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through 0Ω .

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 7: The analog inputs are protected as shown below. Input voltage magnitudes beyond the supply rails will not damage the device, provided the current is limited per note 3. However, input errors will be generated If the input goes above VA and below AGND.



30099571

Note 8: Typical figures are at $T_A = 25$ °C, and represent most likely parametric norms at the time of product characterization. The typical specifications are not quaranteed.


Note 9: Test limis are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: This parameter guaranteed by design and characterization.

Note 11: If the input INCLK is divided down to a lower internal clock rate via the PLL, the parameter t_{SENW} will be increased by the same factor.

 $\textbf{Note 12:} \ \ \textbf{When the Spread Spectrum Clock Generation feature is enabled}, \ t_{\text{SENW}} \ \ \textbf{should be increased by 1.}$

Physical Dimensions inches (millimeters) unless otherwise noted



13 www.national.com

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Desi	gn Support
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

www.national.com