


#### Low voltage high bandwidth dual SPDT switch

#### **Features**

- Ultra low power dissipation:
  - I<sub>CC</sub> = 1  $\mu$ A (max.) at T<sub>A</sub> = 85 °C
- Low "ON" resistance:
  - R<sub>ON</sub> = 4.8  $\Omega$  (T<sub>A</sub> = 25  $^{\circ}$ C) at V<sub>CC</sub> = 4.3 V
  - R<sub>ON</sub> = 5.9  $\Omega$  (T<sub>A</sub> = 25  $^{\circ}$ C) at V<sub>CC</sub> = 3.0 V
- Wide operating voltage range:
  - V<sub>CC</sub> (opr) = 1.65 V to 4.3 V
- 4.3 V tolerant and 1.8 V compatible threshold on digital control input at V<sub>CC</sub> = 2.3 V to 3.0 V
- Typical bandwidth (-3 dB) at 800 MHz on all channels
- USB (2.0) high speed (480 Mbps) signal switching compliant
- Integrated fail safe function
- Interrupt function to indicate to the processor that the device is in dedicated port charging mode
- Latch-up performance exceeds 500 mA per JESD 78, Class II
- ESD performance exceeds JESD22:
  - Dn pins: 4000-V human body model (A114-A)
  - All other pins: 2000-V human body model (A114-A)

#### **Applications**

■ Mobile phones



#### **Description**

The STG3220 is a high-speed CMOS low voltage dual analog SPDT (single pole dual throw) switch or 2:1 multiplexer/de-multiplexer switch fabricated in silicon gate C<sup>2</sup>MOS technology. It is designed to operate from 1.65 V to 4.3 V, making this device ideal for portable applications.

The SEL input is provided to control the switch. The switch nS1 is ON (connected to common ports Dn) when the SEL input is held high and OFF (high impedance state exists between the two ports) when SEL is held low; the switch nS2 is ON (it is connected to common port Dn) when the SEL input is held low and OFF (high impedance state exists between the two ports) when SEL is held high. STG3220 has an integrated fail safe function to withstand over-voltage condition when the device is powered off.

The STG3220 also has an interrupt pin which sends a signal to the processor when the device is in dedicated port charging mode. Additional key features are fast switching speed, break-before-make-delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.

Table 1. Device summary

Order code	Package	Packaging		
STG3220QTR	QFN10 (1.8 x 1.4 mm)	Tape and reel		

May 2009 Doc ID 15647 Rev 1 1/23

www.st.com

Contents STG3220

## **Contents**

1	Pin settings	. 3
2	Logic diagram	. 4
3	Dedicated port charging detection	. 5
4	Maximum rating	
5	Electrical characteristics	. 7
6	Test circuit	12
7	Package mechanical data	17
R	Revision history	22



STG3220 Pin settings

## 1 Pin settings

Figure 1. Pin connection (top through view)




Table 2. Pin description

Pin number	Symbol	Name and function			
1	INT	Interrupt			
2	VCC	Positive supply voltage			
3	SEL	Control			
4	2S1	Independent channel for switch 2			
5	2S2	Independent channel for switch 2			
6	D2	Common channel for switch 2			
7	GND	Ground (0 V)			
8	D1	Common channel for switch 1			
9	1S2	Independent channel for switch 1			
10	1S1	Independent channel for switch 1			

Logic diagram STG3220

# 2 Logic diagram

Figure 2. Logic block diagram




Figure 3. Logic equivalent circuit




Table 3. Truth table

SEL	Switch nS1	Switch nS2
Н	ON	OFF <sup>(1)</sup>
L	OFF <sup>(1)</sup>	ON


<sup>1.</sup> High impedance.

Doc ID 15647 Rev 1

## 3 Dedicated port charging detection

The STG3220 has a built-in dedicated port charging detection circuit to detect the condition when the USB D+/D- lines are both in high state. When this occurs, the device sends an interrupt signal to the processor to indicate that the connected USB device is in dedicated port charging mode.

Figure 4. Interrupt function logic representation



Maximum rating STG3220

## 4 Maximum rating

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	-0.5 to 5.5	V
V <sub>I</sub>	DC input voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>IC</sub>	DC control input voltage	-0.5 to 5.5	V
V <sub>O</sub>	DC output voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IKC</sub>	DC input diode current on control pin (V <sub>SEL</sub> < 0V)	-50	mA
I <sub>IK</sub>	DC input diode current (V <sub>SEL</sub> < 0V)	±50	mA
I <sub>OK</sub>	DC output diode current	±20	mA
I <sub>O</sub>	DC output current	±128	mA
I <sub>OP</sub>	DC output current peak (pulse at 1ms, 10% duty cycle)	±300	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or ground current	±100	mA
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 70 °C <sup>(1)</sup>	1120	mW
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
T <sub>L</sub>	Lead temperature (10 sec)	300	°C

<sup>1.</sup> Derate above 70 °C by 18.5 mW/°C.

## 4.1 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Paramet	Value	Unit	
V <sub>CC</sub>	Supply voltage		1.65 to 4.3	V
VI	Input voltage		0 to V <sub>CC</sub>	٧
V <sub>IC</sub>	Control input voltage		0 to 4.3	V
V <sub>O</sub>	Output voltage		0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating temperature		-40 to 85	°C
dt/dv	Input rise and fall time control	V <sub>L</sub> = 1.65 V to 2.7 V	0 to 20	ns/V
ui/uv	input	$V_L = 3.0 \text{ to } 4.3 \text{ V}$	0 to 10	115/ V

## 5 Electrical characteristics

Table 6. DC specifications

						Value			
Symbol	Parameter	V <sub>CC</sub> (V)	Test conditions	T <sub>A</sub>	= 25 °C		-40 to 8	35 °C	Unit
				Min	Тур	Max	Min	Max	
		1.65 – 1.95		0.65 V <sub>CC</sub>	_	_	0.65V <sub>CC</sub>	-	
		2.3 – 2.5		1.2	_	_	1.2	-	
$V_{IH}$	High level input voltage	2.7 – 3.0	-	1.3	-	_	1.3	-	V
		3.3 – 3.6		1.4	-	_	1.4	-	
		4.3		1.6	-	_	1.6	-	
		1.65 – 1.95		_	-	0.25	_	0.25	
		2.3 – 2.5		_	-	0.25	_	0.25	
$V_{IL}$	Low level input voltage	2.7 – 3.0	-	_	-	0.25	_	0.25	V
		3.3 – 3.6		_	_	0.30	_	0.30	
		4.3		_	_	0.40	_	0.40	
V <sub>IH-INT</sub>	High level input voltage for INT	4.3	-	2.4	-	_	2.4	-	V
V <sub>IL-INT</sub>	Low level input voltage for INT	4.3	-	-	_	0.9	-	0.9	V
V <sub>OL-INT</sub>	Low level output voltage for INT	4.3	I <sub>O</sub> = 4 mA	-	_	0.40	_	0.50	٧
		1.8		_	15.1	17.8	_	-	
		2.7	$V_S = 0 V to$	_	6.4	8.0	_	-	
R <sub>PEAK</sub>	Switch ON peak resistance	3.0	V <sub>CC</sub>	_	5.9	7.5	_	-	Ω
resistance	3.7	$I_S = 8 \text{ mA}$	_	5.0	6.5	_	-		
		4.3		_	4.8	6.1	_	_	1
-	Switch ON	3.0	$V_S = 3 V$ $I_S = 8 \text{ mA}$	_	4.2	5.4	_	-	Ω
R <sub>ON</sub>	resistance	3.0	$V_S = 0.4 \text{ V}$ $I_S = 8 \text{ mA}$	-	5.7	7.0	-	-	22

Electrical characteristics STG3220

Table 6. DC specifications (continued)

	Value								
Symbol	Parameter V <sub>CC</sub> (V)		V <sub>CC</sub> Test conditions		= 25 °C		-40 to	85 °C	Unit
		, ,		Min	Тур	Max	Min	Max	
		1.8		_	_	-	-	_	
	ON resistance	2.7	V 15	-	_	-	_	_	
$\Delta R_{ON}$	match between	3.0	$V_S$ at $R_{ON}$ max $I_S = 8$ mA	-	0.1	_	_	_	Ω
	channels <sup>(1)</sup>	3.7	1.5 0	-	_	_	_	_	
		4.3		-	_	_	_	_	
		1.8	$V_S = 0 \text{ V to}$ 0.4  V $I_S = 8 \text{ mA}$	-	4.5	-	_	-	
	ON resistance	1.8	$V_S = 0 \text{ V to}$ $V_{CC}$ $I_S = 8 \text{ mA}$	_	9.0	-	_	_	
R <sub>FLAT</sub>	flatness <sup>(2)</sup>	2.7		-	2.2	_	_	_	Ω
		3.0		-	1.8	-	_	_	
		3.7		-	1.6	_	_	_	
		4.3		-	1.6	-	_	_	
l <sub>OFF</sub>	OFF state leakage current (Sn), (D)	4.3	V <sub>S</sub> = 0.3 or 4 V	-20	_	20	-100	100	nA
I <sub>IN</sub>	Input leakage current	0 to 4.3	V <sub>SEL</sub> = 0 to 4.3 V	-0.2	-	0.2	-1.0	1.0	μΑ
I <sub>CC</sub>	Quiescent supply current	1.65 to 4.3	V <sub>SEL</sub> = VCC or GND	-0.2		0.2	-1.0	1.0	μА
	Quiescent supply		V <sub>SEL</sub> = 1.65 V	_	±37	±50	-	±100	
I <sub>CCLV</sub>	current for low	4.3	V <sub>SEL</sub> = 1.80 V	-	±33	±40	-	±50	μA
	voltage driving		V <sub>SEL</sub> = 2.60 V	_	±11	±20	-	±30	

<sup>1.</sup>  $\Delta R_{ON}$  = max lmSN-nSNI, where m = 1, 2 and n = 1, 2, N = 1, 2

<sup>2.</sup> Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Table 7. AC characteristics ( $C_L = 35 \text{ pf}, R_L: 50 \Omega, T_R = T_f \le 5 \text{ ns}$ )

						Value			
Symbol Parameter		V <sub>CC</sub> (V)	Test conditions	T	_ = 25 °C		-40 to	85 °C	Unit
				Min	Тур	Max	Min	Max	
		1.65 - 1.95		-	0.21	-	_	-	
	Propagation	2.3 - 2.7		-	0.15	-	_	-	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	delay	3.0 - 3.3	_	-	0.14	-	_	-	115
	3.6 - 4.3		-	0.13	-	-	-		
	1.65 - 1.95	1.65 - 1.95	V <sub>S</sub> = 0.8 V	-	34	-	_	-	
+ -	Turn on time	2.3 - 2.7	V <sub>S</sub> = 1.5 V	_	20	23	_	26	ns
t <sub>ON</sub>	Turri ori time	3.0 - 3.3		-	15	17	_	20	113
		3.6 - 4.3		_	13	15	_	17	
		1.65 - 1.95	V <sub>S</sub> = 0.8 V	_	27	_	_	_	
+ .	Turn off time	2.3 - 2.7		_	19	22	_	25	ns
t <sub>OFF</sub>	Turri on time	3.0 - 3.3	V <sub>S</sub> = 1.5 V	-	14	16	_	18	115
		3.6 - 4.3		-	11	13	_	14	
		1.65 - 1.95		_	10	-	_	_	
. Break-befo	Break-before-	2.3 - 2.7	$C_L = 35 \text{ pF}$ $R_L = 50 \Omega$ $V_S = 1.5 \text{ V}$	-	6	_	_	_	ne
t <sub>D</sub>	make time delay	3.0 - 3.3		-	4		_	_	ns
		3.6 - 4.3		_	3	_	_	_	

Electrical characteristics STG3220

Table 8. AC electrical characteristics ( $C_L = 5 \text{ pF}, R_L = 50 \Omega, T_A = 25 ^{\circ}\text{C}$ )

						Value			
Symbol	Parameter	V <sub>CC</sub> (V)	Test conditions	Т	A = 25 °	С	-40 to	85 °C	Unit
		(*)	conditions	Min	Тур	Max	Min	Max	
		1.65		-	3.9	_	_	-	
Q	Charge injection	2.3	$C_L = 100 \text{ pF}$	-	4.8	-	_	-	
Q	Charge injection	3.0	$V_{GEN} = 0 V$ $R_{GEN} = 0 \Omega$	-	5.2	_	_	-	pC
		4.3		-	6.4	_	_	-	
OIRR	OFF isolation <sup>(1)</sup>	1.65 – 4.3	$V_S = 1V_{RMS}$ , f = 1  MHz Signal = 0 dBm	ı	-78	_	_	_	dB
Ollin	OIRR OFF isolation(1)	V <sub>5</sub>	$V_S = 1 V_{RMS}$ , f = 10 MHz Signal = 0 dBm	-	-57	_	-	_	QD.
Xtalk		1.65 – 4.3	$V_S = 1 V_{RMS}$ , f = 1 MHz Signal = 0 dBm	-	-78	-	-	_	dB
Ataik	Crosstalk	1.03 – 4.3	$V_S = 1V_{RMS}$ , f = 10  MHz Signal = 0 dBm	-	-58	-	_	_	QD.
BW	-3dB bandwidth	3.0 – 4.3	$R_L = 50 \Omega$ Signal = 0 dBm	-	800	-	_	_	MHz
C <sub>IN</sub>	Control pin input capacitance		V <sub>CC</sub> = 0 V	ı	2	_	_	_	
C <sub>ON</sub>	Sn port capacitance when switch is enabled	3.3	f = 240 MHz	-	6	_	_	_	pF
C <sub>OFF</sub>	Sn port capacitance when switch is disabled	3.3	f = 240 MHz	-	2	-	-	-	

<sup>1.</sup> Off isolation = 20 Log10 ( $V_D/V_S$ ),  $V_D$  = output,  $V_S$  = input to off switch.

**577** 


Table 9. USB related AC electrical characteristics

						Value			
Symbol	Parameter	V <sub>CC</sub> (V)	Test conditions	Т	A = 25 °	С	-40 to	85 °C	Unit
				Min	Тур	Max	Min	Max	
t <sub>SK(0)</sub>	Channel-to- channel skew	3.0 - 3.6	C <sub>L</sub> = 10 pF	-	26	-	-	_	ps
t <sub>SK(P)</sub>	Skew of opposite transition of the same output	3.0 - 3.6	C <sub>L</sub> = 10 pF	-	60	-	-	-	ps
TJ	Total jitter	3.0 - 3.6	$R_L = 50 \Omega$ $C_L = 10 \text{ pF}$ $t_R = t_F =$ $750 \text{ ps}$ at 480 Mbps	-	130	-	-	_	ps

Test circuit STG3220

## 6 Test circuit

Figure 5. ON resistance



STG3220 Test circuit

Figure 6. OFF leakage





Figure 7. OFF isolation



Test circuit STG3220

Figure 8. Bandwidth






Figure 9. Channel-to-channel crosstalk



STG3220 Test circuit

Figure 10. Test circuit



- 1.  $C_L = 5/35 \text{ pF}$  or equivalent (includes jig and probe capacitance)
- 2.  $R_L = 50 \Omega$  or equivalent
- 3.  $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Test circuit STG3220

Figure 11. Break-before-make time delay




Figure 12. Switching time and charge injection





Figure 13. Turn ON, turn OFF delay time



### 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.


BOTTOM VIEW PIN 1 ID (10x) - **b** (10x) // 0.05 C -*A3* SEATING PLANE Ċ 0.05 C 10x LEADS COPLANARITY 10 PIN 1 ID TOP VIEW 7936408 Rev.D

Figure 14. Package outline for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch

Table 2. Mechanical data for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch

Symbol		Millimeters	
Symbol	Min	Тур	Max
A	0.45	0.50	0.55
A1	0	0.02	0.05
A3		0.127	
b	0.15	0.20	0.25
D	1.75	1.80	1.85
E	1.35	1.40	1.45
е		0.40	
L	0.35	0.40	0.45

Figure 15. Footprint recommendations for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch






Figure 16. Carrier tape for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch

**577** 

Doc ID 15647 Rev 1




Figure 17. Reel information (front side) for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch




Figure 18. Reel information (back view) for QFN10 (1.8 x 1.4 x 0.5 mm) - 0.4 mm pitch

57

Revision history STG3220

# 8 Revision history

Table 10. Document revision history

Date	Revision	Changes
14-May-2009	1	Initial release.

22/23

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 15647 Rev 1

23/23