## FSA266 • NC7WB66

## Low Voltage Dual SPST <br> Normally Open Analog Switch or 2-Bit Bus Switch

## General Description

The FSA266 or NC7WB66 is an ultra high-speed (UHS) dual single-pole/single-throw (SPST) analog switch or 2-bit bus switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance over a broad $\mathrm{V}_{\mathrm{Cc}}$ range. The device is specified to operate over the 1.65 to $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ operating range. The device is organized as a dual switch with independent CMOS compatible switch enable (OE) controls. When OE is HIGH, the switch is ON and Port A is connected to Port B. When OE is LOW, the switch is OPEN and a high-impedance state exists between the two ports. The enable inputs tolerate voltages up to 5.5 V independent of the $\mathrm{V}_{\mathrm{CC}}$ operating range.

## Features

- Useful in both analog and digital applications

■ Space saving US8 surface mount package
■ MicroPak ${ }^{T M} \mathrm{~Pb}$-Free leadless package
■ Typical $7 \Omega$ On Resistance @ 5V VCC
■ Broad $\mathrm{V}_{\mathrm{CC}}$ operating range: 1.65 V to 5.5 V
■ Rail-to-Rail signal handling

- Power down high impedance control inputs

■ Control inputs are overvoltage tolerant
■ Control inputs are CMOS compatible
■ $>300 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth

## Ordering Code:

| Order <br> Number | Package <br> Number | Product <br> Code <br> Top Mark | Package Description | Supplied As |
| :---: | :---: | :---: | :--- | :--- |
| FSA266K8X | MAB08A | WB66 | 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide | 3K Units on Tape and Reel |
| FSA266L8X | MAC08A | P4 | Pb-Free 8-Lead MicroPak, 1.6 mm Wide | 5K Units on Tape and Reel |
| NC7WB66K8X | MAB08A | WB66 | 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide | 3K Units on Tape and Reel |
| NC7WB66L8X | MAC08A | P4 | Pb-Free 8-Lead MicroPak, 1.6 mm Wide | 5K Units on Tape and Reel |

Pb-Free package per JEDEC J-STD-020B.

Logic Symbol


## Analog Symbol



## Pin Descriptions

| Pin Names | Description |
| :---: | :---: |
| A | Switch Port A |
| B | Switch Port B |
| OE | Control Input |

Function Table

| Switch Enable Input <br> (OE) | Function |
| :---: | :---: |
| L | Disconnect |
| H | B Connected to A |

H = HIGH Logic Level
L = LOW Logic Level

## Connection Diagrams

Pin Assignments for US8

(Top View)
Pad Assignments for MicroPak

(Top Through View)

Absolute Maximum Ratings(Note 1)

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
DC Switch Voltage ( $\mathrm{V}_{\mathrm{S}}$ )
DC Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) (Note 2)
DC Input Diode Current @ ( $\mathrm{I}_{\mathrm{IK}}$ ) $\mathrm{V}_{\mathrm{IN}}<0 \mathrm{~V}$
DC Switch Output Current (IOUT)
DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current ( $\mathrm{I}_{\mathrm{CC}} / \mathrm{I}_{\mathrm{GND}}$ )
Storage Temperature Range ( $\mathrm{T}_{\mathrm{STG}}$ )
Junction Lead Temperature
under Bias ( $\mathrm{T}_{\mathrm{J}}$ )
Junction Lead Temperature ( $T_{L}$ )
(Soldering, 10 Seconds)
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) @ $+85^{\circ} \mathrm{C}$ SC70-6
-0.5 V to +7.0 V
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
-0.5 V to +7.0 V
$-50 \mathrm{~mA}$ $\pm 128 \mathrm{~mA}$ $\pm 100 \mathrm{~mA}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$+150^{\circ} \mathrm{C}$
$+260^{\circ} \mathrm{C}$

250 mW

## Recommended Operating Conditions (Note 3)

| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 1.65 V to 5.5 V |
| :--- | ---: |
| Control Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 0 V to 5.5 V |
| Switch Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Switch Output Voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input Rise and Fall Time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ |  |
| Control Input $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}-2.7 \mathrm{~V}$ | $0 \mathrm{~ns} / \mathrm{V}$ to $20 \mathrm{~ns} / \mathrm{V}$ |
| Control Input $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V}$ | $0 \mathrm{~ns} / \mathrm{V}$ to $10 \mathrm{~ns} / \mathrm{V}$ |
| $\quad$ Control Input $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}$ | $0 \mathrm{~ns} / \mathrm{V}$ to $5 \mathrm{~ns} / \mathrm{V}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ | $250^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics



Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.
Note 5: Guaranteed by design.
Note 6: Flatness is defined as the difference between the minimum and maximum value of ON Resistance over the specified range of conditions.

## DC Electrical Characteristics (Continued)

Note 7: $\Delta \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}} \max -\mathrm{R}_{\mathrm{ON}}$ min measured at identical $\mathrm{V}_{\mathrm{CC}}$, temperature and voltage levels.
AC Electrical Characteristics

| Symbol | Parameter |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions | Figure <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (V) | Min | Typ | Max |  |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay Bus-to-Bus (Note 8) | 4.5 to 5.5 |  | 0.35 | 1.0 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{OPEN} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{RU}=\mathrm{RD}=500 \Omega \end{aligned}$ | Figures$1,2$ |
|  |  | 3.0 to 3.6 |  | 0.7 | 1.5 |  |  |  |
|  |  | 2.3 to 2.7 |  | 1.1 | 2.5 |  |  |  |
|  |  | 1.65 to 1.95 |  | 2.0 | 4.0 |  |  |  |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZH }}$ | Output Enable Time Turn on Time | 4.5 to 5.5 | 0.8 | 2.0 | 3.2 | ns | $\begin{aligned} & V_{I}=0 \mathrm{~V} \text { for } t_{P Z H} \\ & V_{I}=2 \times V_{C C} \text { for } t_{P Z L} \\ & C_{L}=50 \mathrm{pF}, R U=R D=500 \Omega \end{aligned}$ | Figures 1, 2 |
|  |  | 3.0 to 3.6 | 1.2 | 2.5 | 3.9 |  |  |  |
|  |  | 2.3 to 2.7 | 1.5 | 3.2 | 5.6 |  |  |  |
|  |  | 1.65 to 1.95 | 2.5 | 5.7 | 10.0 |  |  |  |
| $\mathrm{t}_{\mathrm{PLZ}}, \mathrm{t}_{\text {PHZ }}$ | Output Disable Time Turn Off Time | 4.5 to 5.5 | 0.8 | 2.6 | 4.1 | ns | $\begin{aligned} & V_{\mathrm{I}}=0 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{~V}_{\mathrm{I}}=2 \times \mathrm{V}_{\mathrm{CC}} \text { for } t_{\mathrm{PLZ}} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{RU}=R \mathrm{RD}=500 \Omega \end{aligned}$ | Figures 1, 2 |
|  |  | 3.0 to 3.6 | 1.5 | 3.4 | 5.0 |  |  |  |
|  |  | 2.3 to 2.7 | 2.0 | 4.2 | 6.9 |  |  |  |
|  |  | 1.65 to 1.95 | 3.0 | 6.2 | 10.5 |  |  |  |
| Q | Charge Injection (Note 9) | 1.65 to 5.5 |  |  |  | pC | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=0.1 \mathrm{nF}, \mathrm{~V}_{\mathrm{GEN}}=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{GEN}}=0 \Omega, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | Figure 3 |
| OIRR | Off Isolation (Note 10) | 1.65 to 5.5 |  | -55.0 |  | dB | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \end{aligned}$ | Figure 4 |
| Xtalk | Crosstalk | 1.65 to 5.5 |  | -70.0 |  | dB | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \\ & \mathrm{f}=10 \mathrm{MHz} \end{aligned}$ | Figure 5 |
| BW | -3dB Bandwidth | 1.65 to 5.5 |  | >300 |  | MHz | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | Figure 8 |
| THD | Total Harmonic Distortion (Note 9) | 5 |  | . 016 |  | \% | $\begin{aligned} & R_{L}=600 \Omega \\ & 0.5 V_{P-P} \\ & f=600 \mathrm{~Hz} \text { to } 20 \mathrm{KHz} \end{aligned}$ |  |

Note 8: This parameter is guaranteed by design. The switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance.

Note 9: Guaranteed by design.
Note 10: Off Isolation $=20 \log _{10}\left[V_{A} / V_{B n}\right]$
Capacitance

| Symbol | Parameter | Typ | Max | Units | Conditions | Figures |
| :--- | :--- | :---: | :---: | :---: | :--- | :---: |
| $\mathrm{C}_{I \mathrm{~N}}$ | Control Pin Input Capacitance | 2.5 |  | pF | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  |
| $\mathrm{C}_{/ \mathrm{O}}$ (OFF) | Switch Port Off Capacitance | 5.0 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | Figure 6 |
| $\mathrm{C}_{/ / \mathrm{O}}(\mathrm{ON})$ | Switch Port Capacitance when Switch is Enabled | 10.0 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | Figure 7 |

## AC Loading and Waveforms

Input driven by $50 \Omega$ source terminated in $50 \Omega$
$C_{L}$ includes load and stray capacitance.
Input PRR $=1.0 \mathrm{MHz} ; \mathrm{t}_{\mathrm{w}}=500 \mathrm{~ns}$
FIGURE 1. AC Test Circuit


FIGURE 2. AC Waveforms


FIGURE 3. Charge Injection Test

AC Loading and Waveforms (Continued)


FIGURE 4. Off Isolation


FIGURE 6. Channel Off Capacitance


FIGURE 5. Crosstalk


FIGURE 7. Channel On Capacitance


FIGURE 8. Bandwidth

Tape and Reel Specification
TAPE FORMAT for US8

| Package <br> Designator | Tape | Number | Cavity | Cover Tape |
| :---: | :---: | :---: | :---: | :---: |
| Section | Cavities | Status | Status |  |
| K 8 X | Leader (Start End) | $125($ typ | Empty | Sealed |
|  | Carrier | 250 | Filled | Sealed |
|  | Trailer (Hub End) | 75 (typ) | Empty | Sealed |

TAPE DIMENSIONS inches (millimeters)


TAPE FORMAT for MicroPak

| Package | Tape | Number | Cavity | Cover Tape |
| :---: | :---: | :---: | :---: | :---: |
| Designator | Section | Cavities | Status | Status |
| L8X | Leader (Start End) | $125($ typ | Empty | Sealed |
|  | Carrier | 250 | Filled | Sealed |
|  | Trailer (Hub End) | $75($ typ $)$ | Empty | Sealed |

TAPE DIMENSIONS inches (millimeters)



Physical Dimensions inches (millimeters) unless otherwise noted


## 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide

 Package Number MAB08APhysical Dimensions inches (millimeters) unless otherwise noted (Continued)


## Notes:

1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y.14M-1994

4/PIN 1 FLAG, END OF PACKAGE OFFSET. MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide
Package Number MAC08A

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use
provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

Definition of terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product develop- <br> ment. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will <br> be published at a later date. Fairchild Semiconductor reserves the right <br> to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice in order <br> to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been dis- <br> continued by Fairchild Semiconductor. The datasheet is printed for ref- <br> erence information only. |

