

## GENERAL DESCRIPTION

The DS33Z44 design kit is an easy-to-use evaluation board for the DS33Z44 Ethernet transport-over-serial link device. The DS33Z44DK is intended to be used with a resource card for the serial link. The serial link resource cards are complete with transceivers, transformers, and network connections. Dallas' ChipView software is provided with the design kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status.

*Windows is a registered trademark of Microsoft Corp.*

## ORDERING INFORMATION



PART	DESCRIPTION
DS33Z44DK	DS33Z44 demo card, T3/E3, T1/E1 transceiver resource card included

## FEATURES

- Demonstrates Key Functions of DS33Z44 Ethernet Transport Chipset
- Includes Two Resource Cards: One with DS21458 T1/E1 SCT and one with DS3174 T3/E3 SCT, Transformers, BNC and RJ48 Network Connectors, and Termination
- Provides Support for Hardware and Software Modes
- On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33Z44 Register Set
- All DS33Z44 Interface Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-of-Signal, Queue Overflow, Ethernet Link, Tx/Rx, and Interrupt Status
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

## DESIGN KIT CONTENTS

- DS33Z44DK Main Board
- Quad-Port Serial Card with DS21458 T1/E1 SCT
- Quad-Port Serial Card with DS3174 T3/E3 SCT
- CD\_ROM
  - ChipView Software and Manual
  - DS33Z44DK Data Sheet
  - Configuration Files



## TABLE OF CONTENTS

<b>GENERAL DESCRIPTION</b> .....	<b>1</b>
<b>ORDERING INFORMATION</b> .....	<b>1</b>
<b>DESIGN KIT CONTENTS</b> .....	<b>1</b>
<b>COMPONENT LIST</b> .....	<b>3</b>
<b>PC BOARD ERRATA</b> .....	<b>10</b>
<b>FILE LOCATIONS</b> .....	<b>10</b>
<b>BASIC OPERATION</b> .....	<b>11</b>
POWERING UP THE DESIGN KIT .....	11
<i>General</i> .....	11
BASIC DS33Z44 INITIALIZATION (USED FOR ALL QUICK SETUPS) .....	11
<i>Quick Setup #1 (Device Driver + CPLD Loopback)</i> .....	11
<i>Quick Setup #2 (DS3174 T3E3)</i> .....	12
<i>Quick Setup #3 (DS21458 T1E1)</i> .....	12
<b>CONFIGURATION SWITCHES AND JUMPERS</b> .....	<b>13</b>
<b>ADDRESS MAP (ALL CARDS)</b> .....	<b>15</b>
<b>DS33Z44 INFORMATION</b> .....	<b>15</b>
<b>DS33Z44DK INFORMATION</b> .....	<b>15</b>
<b>TECHNICAL SUPPORT</b> .....	<b>15</b>
<b>DOCUMENT REVISION HISTORY</b> .....	<b>15</b>
<b>SCHEMATICS</b> .....	<b>16</b>

## LIST OF FIGURES

Figure 1. System Floorplan .....	8
Figure 2. DS3174 Resource Card Floorplan .....	8
Figure 3. DS21458 Resource Card Floorplan .....	9

## LIST OF TABLES

Table 1. Component List (Decoupling Caps Not Shown) .....	3
Table 2. Main Board PC Board Configuration .....	13
Table 3. DS3174 Serial Reference Card Jumper Settings .....	14
Table 4. Overview of Daughter Card Address Map .....	15

## COMPONENT LIST

[Table 1](#) shows the component list for the DS33Z44 and DS33Z11/DS33Z41 design kits and resource cards. This BOM contains the part listing for five boards. These boards are the DS33Z11DK, DS33Z44DK, DS21458RC, DS3174RC, and DS2155-DS21348-DS3170RC. Each reference designator is only used once. For example, U18 only appears on the DS33Z11DK and is not used on any of the other boards. See [Table 2](#).

**Table 1. Component List (Decoupling Caps Not Shown)**

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
U18	1	ELITE 10/100 ETHERNET TRANSPORT OVER SERIAL LINK 14X14 CSBGA 169 PIN	Dallas Semiconductor	DS33Z11
U20	1	3.3V T1.E1.J1 QUAD TRANSCEIVER 0-70C 256P BGA	Dallas Semiconductor	DS21458
U22	1	QUAD 10/100 ETHERNET EXTENSION TO WAN 17X17 PBGA 256 PIN	Dallas Semiconductor	DS33Z44
U23	1	DS3/E3 SCT, 11X11 CSBGA, 100 PIN	Dallas Semiconductor	DS3170
U24	1	T1/E1/J1 XCVR 100P QFP 0-70C	Dallas Semiconductor	DS2156L
U25	1	3.3V LIU	Dallas Semiconductor	DS21348
UB08	1	QUAD TRIPLE DUAL SINGLE ATM PACKET PHYS FOR DS3 E3 STS1 0-70C 400P BGA	Dallas Semiconductor	DS3184
U01, U09	2	SOIC 8PIN STEP-UP DC-DC CONVERTER 0.5A LIMIT	Maxim	MAX1675EUA
U07, U11	2	8-Pin $\mu$ MAX/SOIC 1.8V or Adj	Maxim	MAX1792EUA18
U13, UB01	2	MICROPROCESSOR VOLTAGE MONITOR, 2.93V RESET, 4PIN SOT143	Maxim	MAX811SEUS-T
U21, UB07	2	Dual RS-232 transceivers with 3.3V/5V internal capacitors	MAXIM	NA
U31, UB06, UB11	3	8-Pin $\mu$ MAX/SOIC 2.5V or Adj	Maxim	MAX1792EUA25
C11, C13, C16, C25, C27, C31-C35, C37, C41, C47, CB10, CB63, CB114, CB128, CB164, CB496	19	1206 CERAM 10uF 10V 20%	Panasonic	ECJ-3YB1A106M
CB390, CB391, CB395, CB396	4	1206 CERAM 0.1uF 25V 10%	Panasonic	ECJ-3VB1E104K
D01-D03, D05, DB03-DB05	7	SCHOTTKY DIODE, 1 AMP 40 VOLT	International Rectifier	10BQ040
DS01, DS07, DS10-DS12, DS17, DS20	7	LED, AMBER, SMD	Panasonic	LN1451C
DS02, DS03, DS09, DS14, DS15	5	L_LED, GREEN, SMD	Panasonic	LN1351C
DS04-DS06, DS08, DS13, DS16, DS18, DS27, DS28, DS35, DS37, DS38, DS40	13	LED, RED, SMD	Panasonic	LN1251C
DS19, DS43	2	LED, GREEN, SMD	Panasonic	LN1351C
DS21-DS26, DS30, DS32-DS34, DS36, DS39, DS41, DS42, DS44-DS48	19	L_LED, RED, SMD	Panasonic	LN1251C
GND_TP01-GND_TP07, GND_TP09-GND_TP44, GND_TP46-GND_TP68, GND_TPB01-GND_TPB10	76	STANDARD GROUND CLIP	KEYSTONE	4954
H1-H8, H17-H19	8	KIT, 4-40 HARDWARE, .50 NYLON STANDOFF AND NYLON HEX-NUT	NA	Lab Stock


DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
H9-H16	16	KIT, 4-40 HARDWARE, 1.12 NYLON STANDOFF AND NYLON HEX-NUT (1.12 STANDOFF PN = 4807K-ND)	NA	Lab Stock
J01-J05	5	CONNECTOR, FASTJACK SINGLE, 8 PIN	Halo Electronics	HFJ11-2450E
J06, J41	2	100 MIL 2*7 POS JUMPER	NA	Lab Stock
J07-J12	6	RECEPTACLE, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	5-179010-6
J13-J22	10	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT DO NOT POPLUATE	NA	Lab Stock
J23, J29, J32, J38, J39, J43, J44, J47, JB07	9	L_TERMINAL STRIP, SHROUDED, 10 PIN, DUAL ROW, VERT	3M Electronics	2510-6002UB
J24, J30, J31, J33	4	100 MIL 2 POS JUMPER	NA	Lab Stock
J25, J26, J45, J46	4	TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	NA	Lab Stock
J27, J42	2	CONN 50 PIN, 2 ROW, POSTS VERT, MOTHERBOARD FOOTPRINT	SAMTEC	TSW-125-07-T-D
J28, J36	2	L_CONN, DB9 RA, LONG CASE	AMP	747459-1
J48, J54, JB01	3	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	Mouser Electronics	164-6218
J49-J52	4	CONNECTOR BNC 75 OHM VERTICAL 5PIN	Cambridge	CP-BNCP-004
J53, JB02, JB08	3	SOCKET, BANANA PLUG, HORIZONTAL, RED	Mouser Electronics	164-6219
J55, JB11	2	L_RJ48 8 PIN SINGLE PORT CONNECTOR	MOLEX	15-43-8588
J56-J59, J61, J63	6	CONNECTOR BNC 75 OHM RA 5PIN	Trompetor	UCBJR220
J60, J62, J64, J65	4	CONNECTOR BNC RA 5PIN	Trompetor	UCBJR220
JB05, JB06, JB09, JB10, JB13, JB14	6	PLUG, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	179031-6
JB12	1	RA RJ45 8PIN 4PORT JACK	MOL	43223-8140
JP01-JP19	19	100 MIL 3 POS JUMPER	NA	NA
L01, L03-L08, LB01, LB02	9	FERRITE 3A 100 OHM AT 100 MHZ 1206 SMD	Steward	HI1206N101R-00
L02, L09	2	INDUCTOR 22.0uH 2PIN SMT 20%	Coiltronics	UP1B-220
L10	1	XFMR 1-2CT XMIT, 1-1CT RCV, 40P WIDE SOIC	Pulse	T1068
R01, R02, RB10, RB11, RB18, RB19, RB22, RB23, RB26, RB27	10	RES 0603 54.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF54R9V
R03, R04, RB12, RB13, RB20, RB21, RB24, RB25, RB28, RB29	10	RES 0603 49.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF49R9V
R05, R06, R08, R09, R11	5	RES 0603 10.0K Ohm 1/16W 1% - Must be 1% tolerance	Panasonic	ERJ-3EKF1002V
R07, R12, R16, R79, R160, R244, R248, R250, R251, R254, R255, RB126, RB143, RB147, RB150, RB157	16	RES 0603 1.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ102V
R10, R107	2	RES 1206 5.6 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ5R6V
R132, R137, R142, R144, R156, RB194, RB208, RB227	8	L_RES 0603 0 Ohm 1/16W 1%	AVX	CJ10-000F

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R13–R15, R18–R20, R22, R23, R29, R30, RB01, RB03, RB07, RB09, RB15–RB17, RB30–RB32, RB34–RB38, RB41, RB44, RB47, RB48, RB50–RB52, B55, RB60, RB62, RB72, RB73, RB75, RB80, RB82	40	RES 0603 5.1K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ512V
R17, R21, R25–R28, R31, R55, R57–R59, R71, R74–R76, R83, R96–R102, R105, R106, R109, R111, R112, R115–R117, R120, R122–R126, R128, R133, R134, R140, R141, RB61, RB96, RB97, RB99, RB100, RB102–RB110, RB112, RB114–RB119, RB121, RB123–RB125, RB127, RB128, RB130, RB131, RB133, RB135–RB138, RB145, RB148, RB149, RB160, RB161, RB164, RB165, RB167–RB171, RB173–RB181, RB184, RB187, RB311, RB320, RB335, RB339, RB359	104	RES 0603 30 Ohm 1/16W	Panasonic	ERJ-3GEYJ300V
R171, R172, R174, R175, R190, R191, R240, R241	8	L_RES 0805 0.0 Ohm 1/10W 5%	Panasonic	ERJ-6GEY0R00V
R198–R200, R210–R213, RB306, RB325, RB326	10	RES 0603 332 Ohm 1/16W 1%	Panasonic	ERJ-3EKF3320V
R201–R208, RB321–RB324, RB327–RB330	16	RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ0R00V
R239, RB349	2	RES 0805 51.1 Ohm 1/10W 1%	Panasonic	ERJ-6ENF51R1V
R24, R114, R197, RB14, RB33, RB40, RB42, RB43, RB49, RB53, RB54, RB57–RB59, RB71, RB77, RB78, RB152–RB156, RB221, RB234, RB251, RB284, RB304, RB331, RB332, RB342, RB344, RB350, RB354, RB360	34	L_RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R242, R243, RB144, RB166, RB355–RB358, RB368–RB371	12	RES 0603 51 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ510V
R32, R70, R78, R161, R176, R194, R195, R237, R238, RB129, RB134, RB146, RB193	13	RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R33–R54, R60–R69, R72, R73, R131, R136, R143, R147, R150, R154, R158, R163, R166, R169, R173, R178–R189, R215–R228, RB89–RB95, RB101, RB188–RB191, RB196–RB199, RB202–RB205, RB210–RB213, RB216–RB219, RB223–RB226, RB230–RB233, RB239–RB242, RB244–RB249, RB252–RB260, RB265–RB268, RB270–RB282, RB289–RB297	152	RES 0402 30 Ohm 1/16W 5%	Panasonic	ERJ-2GEJ300X
R56, R90	2	RES 0603 1.0M Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ105V
R77, RB159	2	L_RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ-8GEYJ0R00V
R80, R81, R84, R87, R89, R91–R93, R95, R108, R110, R118, R127, R152, R153, R196, R209, R214, R229–R236, RB200, RB237, RB238, RB263, RB264, RB286, RB287, RB300, RB301, RB333, RB364	37	RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V


DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R85, R88, R94, R104, R113, RB02, RB04-RB06, RB08, RB39, RB45, RB46, RB56, RB63-RB70, RB76, RB83, RB98, RB183, RB185, RB192, RB209, RB228, RB302, RB303, RB305, RB338, RB340, RB341, RB346-RB348, RB351-RB353, RB361-RB363, RB365-RB367	48	RES 0603 2.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ202V
R86, R103, R119, R121, R129, R130, R135, R138, R139, R145, R146, R149, R151, R157, R162, R164, R167, R168, R170, R177, R192, R193, R245-R247, R249, R252, R253, R256, R257, RB74, RB79, RB132, RB139-RB141, RB151, RB162, RB163, RB172, RB182, RB186, RB206, RB207, RB214, RB215, RB220, RB222, RB229, RB235, RB236, RB243, RB250, RB261, RB262, RB269, RB308-RB310, RB343, RB345	61	L_RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V
RB201, RB285	2	RES 0805 330 Ohm 1/10W 5%	Panasonic	ERJ-6GEYJ331V
RB283	1	RES 0603 10K Ohm 1/10W 5% - SEE SPECIAL INSTRUCTIONS	Panasonic	603_ERJ-3GEYJ103V
RB298, RB299, RB312-RB319, RB336, RB337	12	RES 0805 61.9 Ohm 1/10W 1%	Panasonic	ERJ-6ENF61R9V
RB81, RB84-RB88, RB111, RB113, RB120, RB122	10	RES 0603 DO NOT POPULATE	NA	NA
SW01-SW05, SW08-SW21, SW24-SW26, SW29-SW31, SW33-SW44	37	L_SWITCH, SP3T SLIDE, 4PIN TH	Tyco	3-1437575-3
SW06, SW22	2	L_SWITH 8POS 16PIN DIP LOW PROFILE	AMP	435668-7
SW07, SW23	2	SWITCH MOM 4PIN SINGLE POLE	Panasonic	EVQPAE04M
SW27, SW28, SW32	3	L_DIPSWITCH, 10 POS	AMP	435668-9
T01, T03	2	XFMR 16P SMT	Pulse	TX1099
T02, TB01	2	XFMR, OCTAL T3/E3, 1 TO 2, SMT 32 PIN	Pulse	T3049
TP01-TP78, TPB01, TPB02	80	TESTPOINT, 1 PLATED HOLE, DO NOT STUFF	NA	NA
U02-U06	5	IC, DsPHYTER11-SINGLE 10/100 ETHERNET TRANSCEIVER, 65 PIN LLP	National Semiconductor	DP83847ALQA5 6A
U08, U12, U29	3	1MBit Flash based config mem	Avnet	XCF01SV020C
U10	1	XILINX SPARTAN xc200 2.5V FPGA,256 PIN BGA	Xilinx	XC2S200-5FG256C
U14, U26, U30, UB05	4	CYPRESS SRAM, LAB STOCK	NA	NA
U15, U19	2	mmc2107 processor	Motorola	MMC2107
U16, U27	2	XILINX SPARTAN 2.5V FPGA,256 PIN BGA	Xilinx	XC2S50-5FG256C
U17, U28, U32	3	10 pin res pack, 10K ohm	NA	NA
UB02, UB03, UB04	3	100 PIN CPLD	XILINX	XC95144XL-10TQ100C
UB09, UB10	2	SYNCHRONOUS DRAM, 1MEGX32X4 BANKS, TSOP 86 PIN	Micron	MT48LC4M32B2 TG-7

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
UX01-UX12, UXB02-UXB04, UXB06-UXB08	18	HIGH SPEED BUFFER	Fairchild	NC7SZ86
UXB01, UXB05	2	HIGH SPEED INVERTER	Fairchild	NC7SZ86
X01, X02	2	XTAL LOW PROFILE 8.0MHZ	ECL	EC1-8.000M
Y01, Y09	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 25.000 MHZ, Low Jitter required for PHY	SaRonix	NTH089AA3- 25.000
Y02, Y13	2	SPI SERIAL EEPROM 16K 8 PIN DIP 2.7V NEEDS SOCKET	Atmel	AT25160A-10PI- 2.7
Y03	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480
Y05, Y06	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 100.000 MHZ	SaRonix	NTH089A3- 100.0000
Y07	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 44.736 MHZ	SaRonix	NTH089AA3- 44.736
Y08	1	OSCILLATOR, CRYSTAL CLOCK, 5.0V - 44.736 MHZ	SaRonix	NTH089AA- 44.736
YB02	1	L_OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480

**Figure 1. System Floorplan**



**Figure 2. DS3174 Resource Card Floorplan**





The DS3174 quad T3/E3 PC board floorplan is shown in [Figure 2](#). Jumpers JP16, JP17, JP18, and JP19 are 3-pin jumpers used to tri-state/enable T3/E3 ports. With the board oriented as shown in Figure 2, the top 2 pins of each jumper would be connected to enable T3/E3 traffic.


A 2-pin jumper, JP24, has been added to allow loopback. When installed, the board is in loopback at the CPLD; all traffic sent by the DS33Z44 is then sent back to the Z44. Traffic sent by the DS3174 is ignored in CPLD loopback mode.

The quad T3/E3 board is intended to be connected to the DS33Z11 or DS33Z44 motherboards. The quad T3/E3 board can be used with the quad T1/E1 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.

[Figure 3](#) shows the DS21458 quad T1/E1 PC board floorplan. The current configuration is to populate oscillators for MCLK1 with a 2.048MHz oscillator. Testpoints for port 3 and port 4 are provided on the WAN card, and testpoints for ports 1 and 2 are provided on the motherboard.

The quad T1/E1 board can be used with the quad T3/E3 board. When used in this manner, the quad T1/E1 board is stacked underneath the quad T3/E3 board. Jumpers on the T3/E3 board are then used to tri-state or enable individual ports on either board.

**Figure 3. DS21458 Resource Card Floorplan**



## PC BOARD ERRATA

- Silk screen for the serial resource card has  $V_{CC}$  and ground indicators pointing the wrong direction for configuration switches SW27, SW28, and SW32. This should be corrected with an adhesive label.
- Signal descriptions for JTAG connector are incorrect on the Quad T1E1 card. This should be corrected with an adhesive label.
- In the PCB layout the transformer TX primary is on the wrong side (creating a 2:1 winding instead of a 1:2). This has been corrected in the schematic, the PCB / assembly has been modified to correct this.

## FILE LOCATIONS

This design kit relies upon several supporting files, which are provided on the CD and are available as a zip file from the Maxim website at [www.maxim-ic.com/DS33Z44DK](http://www.maxim-ic.com/DS33Z44DK).

All locations are given relative to the top directory of the CD/zip file.

- DS33Z44 register definition files and configuration files:
  - `.\cfg_demo_gui\DS33Z44_cfg_demo_gui\DS33Z44.def`
  - `.\DS33Z44_cfg_demo_gui\SU_LI_PORT4.def` (def files for port 3, 2, 1 not shown)
  - `.\DS33Z44_cfg_demo_gui\basic_config.mfg`
- DS21458 register definition files and configuration files:
  - `.\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC.def`
  - `.\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\DS21458RC_FPGA.def`
  - `.\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\e1_gapclk_crc4_hdb3_nocas.ini`
  - `.\DS33Z44_cfg_demo_gui\Qt1e1_DS21458\gapclk_DS21458_T1_ESF_LBO0.ini`
- DS3174 register definition files and configuration files:
  - `.\DS33Z44_cfg_demo_gui\Qt3e3_DS3184\ds3184_evbrd_reduced.def`
  - ..... 14 other low level def files .....
  - `.\DS33Z44_cfg_demo_gui\Qt3e3_DS3184\84_t3_sct_needscoaxlb.mfg`

## BASIC OPERATION

### Powering Up the Design Kit

- Attach resource card to main board.
- Connect PCB 3.3V and GND banana plugs to power supply. At power-up the system should draw approximately 1A.
- Set switches for software mode as described in [Table 2](#) (short description follows).
  - Top left bank: All low, except for MODEC0, which is high.
  - Top right bank: A2, A1, A0 in mid position, SCANTRI low
  - Bottom Bank: All high (AFCS, FULLDS, H1OS)

### General

- Upon power-up, the processor FPGA Status LEDs (DS19 green) will be lit. Interrupt LEDs (DS42 red) will not be lit. DS33Z44 Queue overflow LEDs (DS45, DS46, DS47, DS48 red) will not be lit. PHY LINK LED (DS02, DS03, DS14 green) should be lit if the Ethernet is connected.

Following are several basic system initializations.

### Basic DS33Z44 Initialization (Used for All Quick Setups)

This section covers four basic methods for configuring the Z44. Any one of these initializations can be used with the following Quick Setup examples:

1. Upon power-up, the on-board device driver provides a basic configuration for the DS33Z44 and attached serial cards. This enables traffic to pass from the Ethernet port to the serial port. Consult the device driver documentation for further details. Device driver behavior is dependant upon jumper settings, which are detailed in Table 2.
2. Register-Based Configuration. Launch ChipView.exe and select *Register View*. When prompted for a definition file, pick the file named **DS33Z44.def**. After the definition file loads, go to the File menu and select *File*→*Memory Config File*→*Load* .MFG file. When prompted, select the file named **4Portsbasic\_config.mfg**.
3. Hardware Mode. Set switches as described in the section for powering up the design kit, then change the following: HWMODE←3.3V, A0←3.3VV, A1←3.3V, A2←0V. This sets the part for LSB first, scrambling off, HDLC encapsulated. At this point traffic will pass from the Ethernet port to the serial port. In this mode broadcast frames are not passed (i.e., ping).
4. EEPROM mode is available with the DK, but is beyond the scope of this manual.

### Quick Setup #1 (Device Driver + CPLD Loopback)

- On the serial resource card install jumper 24. Jumpers JP16–JP19 should be set high. This places the card in CPLD loopback and enables all four ports as described in [Table 3](#).
- Complete the hardware configuration and one of the basic DS33Z44 configurations as described in the previous section.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.
- To interact with the device driver select from the drop down menu:
  - Tools→Plugins→Load Plugins. When asked if DLLs have already registered select yes
  - Select Tools→Plugins→DS33Z44/11/41 Device Driver Demo
  - A new form called 'Zchip Configuration' pops up.
  - Preload basic configuration for the GUI by selecting File→Load Settings (in the 'Zchip Configuration' form). Select the file named 'basic\_Config.eset'

**Quick Setup #2 (DS3174 T3E3)**

- On the DS3174 serial resource card install jumper J24. Jumpers JP16–JP19 should be set high. This places the card in DS3174 mode and enables all four ports as described in [Table 3](#).
- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View*. When prompted for a definition file, pick the file name **ds3184\_evbrd\_reduced.def**. After the definition file loads, go to the File menu and select **File→Memory Config File→Load .MFG file**. When prompted, select the file named **84\_t3\_sct\_needscoaxlb.mfg**.
- Place a loopback connector at the DS3174 network side.
- At this point, any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e., ping) should cause the RX LED to blink, after which the TX LED should also blink.

**Quick Setup #3 (DS21458 T1E1)**

- Complete the hardware configuration and one of the basic DS33Z44 configurations as previously described.
- Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
- Launch ChipView.exe (or use existing session if it is already open) and select *Register View*. When prompted for a definition file, pick the file named **DS21458.def**. After the definition file loads, go to the File menu and select **File→Reg Ini File→Load Ini File**. When prompted, pick the file named **e1\_gapclk\_crc4\_hdb3\_nocas.ini**.
- Place a loopback connector at the DS21458 network side; RLOS LED should go out.
- At this point any packets sent to the DS33Z44 are echoed back. Incoming packets (i.e. ping) should cause the RX LED to blink, after which the TX LED should also blink.

## CONFIGURATION SWITCHES AND JUMPERS

The DS33Z44DK has several configuration switches, banana plugs, oscillators, and jumpers. [Table 2](#) provides a description of these signals, given in order of appearance on the PC board (going from left to right, top to bottom).

**Table 2. Main Board PC Board Configuration**

SILKSCREEN REFERENCE	FUNCTION	BASIC SETTING		DESCRIPTION
		SW MODE	HW MODE	
J25.9 + J25.10	Reserved	Not Installed	—	This jumper is not for use with the DS33Z44 design kit. Pin J25.10 has been removed to prevent accidental installation.
J25.7 + J25.8	Enable device driver	User decision	—	When installed the device driver will configure the DS33Z44 and the Transceiver during power-up.
J25.5 + J25.6	Enable callbacks	User decision	—	When installed the driver will respond to interrupts.
GROUND (banana plug)	Power supply ground	—	—	System Ground. Always connected to power supply.
VDD 3.3V (banana plug)	Power supply VDD	—	—	System VDD. Always connected to power supply.
OnCe	BDM	—	—	Debug connector for processor
DCEDTES (3pos switch)	DS33Z44 mode pin; DTE/DCE selection	Low	Low	Low for DTE
RMII MII (3pos switch)	DS33Z44 mode pin	Low	Low	High for RMII, low for MII
CKPHA (3pos switch)	DS33Z44 mode pin	Low	Low	SPI EEPROM hardware mode configuration switch
MODEC0 (3pos switch)	DS33Z44 mode pin	High	Low	Software mode selected
MODEC1 (3pos switch)	DS33Z44 mode pin	Low	Low	Software mode selected
HWMODE (3pos switch)	DS33Z44 mode pin	Low	Low	Hardware/software mode (software mode selected)
SCANMO (3pos switch)	DS33Z44 mode pin	Low	Low	Set low for normal operation
SCANTRI (3pos switch)	DS33Z44 mode pin	Low	Low	Set low for normal operation
...testpoints....	DS33Z44 testpoints	—	—	Processor bus, JTAG and LAN side testpoints for Zchip
Z-RESET (button)	DS33Z44 reset	—	—	System reset
A2, A1, A0 (3pos switches)	DS33Z44/SPI pins	Mid position	Mid position	Address pin/EEPROM config switch. Set to mid position to allow connection to processor.
SDRAM CLOCK	DS33Z44 SDRAM clock	Installed	Installed	100MHz oscillator to drive SDRAM clock
MII CLOCK	PHY MII clock	Installed	Installed	25MHz oscillator to drive SDRAM clock
spi_cs, spi_ck, spi_miso, spi_mosi	—	—	—	SPI signals (for EEPROM memory)
...testpoints.....	DS33Z44 testpoints	—	—	DS33Z44 serial port testpoints
AFCS (1 per port)	DS33Z44 mode pin	HW mode only	High	Set high to enable auto flow control.

SILKSCREEN REFERENCE	FUNCTION	BASIC SETTING		DESCRIPTION
		SW MODE	HW MODE	
FULLDS (1 per port)	DS33Z44 mode pin	HW mode only	High	Set high to enable full duplex.
H10S (1 per port)	DS33Z44 mode pin	HW mode only	High	Set high to config for 100Mb.
GROUND/VDD (banana plug)	Power supply ground/3.3V	—	—	Redundant connection to system power. Use plugs at either top or bottom of board.
VDD 3.3V (banana plug)	Power supply VDD	—	—	Redundant connection to system power. Use plugs at either top or bottom of board.

**Table 3. DS3174 Serial Reference Card Jumper Settings**

JUMPER SETTINGS	MODE	COMMENT
JP16	Port 4 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port.
JP17	Port 2 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port.
JP18	Port 3 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port.
JP19	Port 1 tri-state (at CPLD)	When the middle pin of this 3 position jumper is set to VCC, the CPLD passes traffic from the DS3174 to the DS33Z44. When the pin is set low, the CPLD tri-states this port.
J243	CPLD loopback	CPLD loopback makes the following connections: Zrser ← Ztser, Ztden ← 3.3V, Zrden ← 3.3V, Ztclki ← OscY03, Zrclki ← OscY03

## ADDRESS MAP (ALL CARDS)

Motorola resource card address space begins at 0x81000000. All offsets given below are relative to the beginning of the daughter card address space (shown previously).

**Table 4. Overview of Daughter Card Address Map**

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0087	FPGA	Processor board identification
0X1000 to 0X1FFF	DS33Z44	DS33Z44. Uses CS_X1.
0X2000 to 0X2FFF	DS21458	T1E1 DS21458 resource card. Uses CS_X2.
0X4000 to 0X4010	FPGA	FPGA on DS21458 resource card. Used to facilitate IBO mode. Default configuration of FPGA is compatible with non-IBO mode functionality. The FPGA settings do not require modification for use with the DS33Z44.
0X3000 to 0X3FFF	DS3174	T3E3 resource card. Uses CS_X3.

Registers in the DS33Z44, DS21458, and DS3174 can be easily modified using the ChipView host-based user-interface software with the definition files previously mentioned.

## DS33Z44 INFORMATION

For more information about the DS33Z44, consult the DS33Z44 data sheet available on our website at [www.maxim-ic.com/DS33Z44](http://www.maxim-ic.com/DS33Z44).

## DS33Z44DK INFORMATION

For more information about the DS33Z44DK, including software downloads, consult the DS33Z44DK data sheet available on our website at [www.maxim-ic.com/DS33Z44DK](http://www.maxim-ic.com/DS33Z44DK).

## TECHNICAL SUPPORT

For additional technical support, go to [www.maxim-ic.com/support](http://www.maxim-ic.com/support).

## DOCUMENT REVISION HISTORY


REVISION DATE	DESCRIPTION
032305	Initial DS33Z44DK data sheet release.
042205	Updated <i>Basic DS33Z44 Initialization</i> section; added step to <i>Quick Setup #1</i> .
051105	Added new PC board errata.
110106	Updated schematics.

## SCHEMATICS

The DS33Z44DK schematics are featured in the following pages. As this is a hierarchal schematic some explanation is in order. The main board is composed of six hierarchal blocks: the processor block, the DS33Z44 block, and four Ethernet blocks inside the DS33Z44 block, which is a nested hierarchy block. Each serial card (DS21458 and DS3174) consists of a single hierarchy block, which connects to a 140-pin AV bus that snaps into the mainboard.


All signals inside a hierarchy block are local, with exception for  $V_{CC}$  and ground. In-port and out-port connectors are used to allow signals inside a hierarchy block to become accessible as pins on the hierarchy blocks symbol. From here, blocks are wired together as if they were ordinary components. The system diagram is shown again below, with schematic page numbers given for each functional block.

This system contained other hierarchy blocks that are not shown (primarily a single-port serial card and the DS33Z11 mainboard). Due to this, page numbers will not be continuous and some gaps in numbering will be seen when referring to the total page count. However, page numbers inside any given hierarchy block will be continuous.





# DS33Z44 TOP LEVEL





MOTHERBOARD CONNECTORS FOR WAN R.C.

DATE:	09/16/2004
TITLE: DS33Z11/41/44DK01A0	
ENGINEER: STEVE SCULLY	
PAGE: 1/2 (BLOCK)	
20/71 (TOTAL)	

B	7	6	5	4	3	2	1	
D	C	B	A					A
<p>38B7V 20C8&lt; 20C7&lt; INT2          38B7V 20C7&lt; INT3          38B7V 20C7&lt; INT4          3904V 20C8&lt; INT5</p> <p>42C3V 20D3&lt; RD_DUT          42C3V 20D3&lt; MR_DUT          42D5V 20D3&lt; D_DUT&lt;7..0&gt;          42B6V 42B5V 20D3&lt; A_DUT&lt;11..0&gt;</p> <p>42C3V 20C1&lt; BISO_DUT          42C3V 20C1&lt; BIS1_DUT          42C3V 20C1&lt; BIS_DUT</p>								
<p>HIERARCHICAL BLOCK</p> <p>INT2 CS_X1 CS_X1 20D3&lt; 42B3V          INT3 CS_X2 CS_X2 20B5&lt; 42B3V          INT4 CS_X3 CS_X3 20B5&lt; 42B4V          INT5 CS_X4 CS_X4 20C3&lt; 42B4V          CS_X5 CS_X5 20C5&lt; 42B4V</p> <p>_motprocrestcard_dn          PAGES 38-44</p> <p>RD_DUT RESET_B RESET_B 20C7&lt; 20C3&lt; 38B5V          MR_DUT RW_X RW_X 20A3&lt; 42B3V          D_DUT&lt;7..0&gt; MR MR_X 20A5&lt; 42B3V          A_DUT&lt;11..0&gt; XA&lt;15..0&gt; 20A6 20A8 42C7V          BISO_DUT XD&lt;7..0&gt; 20A3 20A5 42B3V          BIS1_DUT          BIS_DUT</p> <p>TMS Z TMS Z          TDI Z TDI Z          TCK Z TCK Z          TDN Z TDN Z</p> <p>20A6&lt; 44A7V 20A8&lt; 44A7V 20A7&lt; 44A7V 20A7&lt; 44A7V 20A7&lt; 44A7V</p>								
<p>TITLE: DS33Z11/41/44DK01A0 DATE: 09/16/2004          ENGINEER: STEVE SCULLY PAGE:12/2&lt;BLOCK&gt;          21/71&lt;TOTAL&gt;</p>								
B	7	6	5	4	3	2	1	


BLOCK NAME: \_z44top\_dn. PARENT\_BLOCK: \_z100dn\_






TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:12/8 (BLOCK) 23/71 (TOTAL)


BLOCK NAME: \_z44andlan\_dn\_ PARENT BLOCK: \_z44top\_dn\_





TITLE: DS33Z11/41/44DK01A0  
 DATE: 09/16/2004  
 ENGINEER: STEVE SCULLY  
 PAGE:3/8(BLOCK)  
 24/71(TOTAL)

BLOCK NAME: \_z44andlan\_dn. PARENT BLOCK: \_z444too\_dn



REV01A0 SCHEMATIC SYMBOL (AND PCB) FOR Z44 HAD ERRORS  
 PORT1, PORT2, PORT3, AND PORT4 PIN NUMBERS ARE INCORRECT  
 CORRECT PINOUT SHOWN AT BOTTOM OF PAGE

PORT1 PIN G2

U22

DS33Z44-U1

2002<IN> RCLKI<1>	YTP57	G2	RCLKI	PORT	TCLKI	F1YTP63	TCLKI<1>	IN	2002<IN>
2002<IN> RSER<1>	YTP59	H1	RSER	PORT	TSER	F2YTP65	RSER<1>	TSER<1>	2002<IN>
2002<IN> RDEN<1>	YTP58	H2	RDEN/RBSYNC	PORT	RDEN/TBSYNC	F5YTP64	RDEN<1>	TDEN<1>	2002<IN>
2605<IN> RXD0<1>	B11	RXD0	RXD0	PORT	RXD0	B9	RXD0<1>	TXD0<1>	2608<IN>
2605<IN> RXD1<1>	C11	RXD1	RXD1	PORT	RXD1	C9	RXD1<1>	TXD1<1>	2608<IN>
2605<IN> RXD2<1>	D11	RXD2	RXD2	PORT	RXD2	D9	RXD2<1>	TXD2<1>	2608<IN>
2605<IN> RXD3<1>	E11	RXD3	RXD3	PORT	RXD3	E9	RXD3<1>	TXD3<1>	2608<IN>
2605<IN> RXDV<1>	D10	RXDV	RXDV	PORT	RXDV	E9	RXDV<1>	TX_EN<1>	2608<IN>
2605<IN> RX_CRS<1>	D12	RX_CRS/CRS_DV	RX_CRS/CRS_DV	PORT	RX_CRS/CRS_DV	A9	RX_CRS<1>	TX_CLK<1>	2608<IN>
2605<IN> RX_ERR<1>	E12	RX_ERR	RX_ERR	PORT	RX_ERR	A11	RX_ERR<1>	TX_CLK<1>	2608<IN>
2605<IN> COL_DET<1>	D13	COL_DET	COL_DET	PORT	COL_DET	C7	COL_DET<1>	COL_DET	2608<IN>
2902<IN> FULLDS<1>	A10	FULLDS	FULLDS	PORT	FULLDS	B10	FULLDS<1>	FULLDS	2902<IN>
						C10	FULLDS<1>	FULLDS	2902<IN>

U22

PORT3 PIN N2

DS33Z44-U1

2002<IN> RCLKI<3>	N2	RCLKI	PORT	TCLKI	M1	TCLKI<3>	IN	2002<IN>
2002<IN> RSER<3>	P1	RSER	PORT	TSER	M2	TSER<3>	OUT	2002<IN>
2002<IN> RDEN<3>	N1	RDEN/RBSYNC	PORT	RDEN/TBSYNC	P3	TDEN<3>	IO	2002<IN>
2705<IN> RXD0<3>	G15	RXD0	PORT	RXD0	F15	RXD0<3>	TXD0<3>	2708<IN>
2705<IN> RXD1<3>	J14	RXD1	PORT	RXD1	G14	RXD1<3>	TXD1<3>	2708<IN>
2705<IN> RXD2<3>	J13	RXD2	PORT	RXD2	H13	RXD2<3>	TXD2<3>	2708<IN>
2705<IN> RXD3<3>	J12	RXD3	PORT	RXD3	H14	RXD3<3>	TXD3<3>	2708<IN>
2705<IN> RXDV<3>	K11	RXDV	PORT	RXDV	E15	RXDV<3>	TX_EN<3>	2708<IN>
2705<IN> RX_CRS<3>	M15	RX_CRS/CRS_DV	PORT	RX_CRS/CRS_DV	E15	RX_CRS<3>	TX_CLK<3>	2708<IN>
2705<IN> RX_ERR<3>	G11	RX_ERR	PORT	RX_ERR	H16	RX_ERR<3>	TX_CLK<3>	2708<IN>
2705<IN> COL_DET<3>	H11	COL_DET	PORT	COL_DET	B8	COL_DET<3>	TX_CLK<3>	2908<IN>
2904<IN> FULLDS<3>	H12	FULLDS	PORT	FULLDS	F12	FULLDS<3>	TX_CLK<3>	2904<IN>
					J11	FULLDS<3>	TX_CLK<3>	2904<IN>

U22

PORT2 PIN L2

DS33Z44-U1

2002<IN> RCLKI<2>	YTP54	L2	RCLKI	PORT	TCLKI	J1YTP60	TCLKI<2>	IN	2002<IN>
2002<IN> RSER<2>	YTP56	K1	RSER	PORT	TSER	J2YTP62	RSER<2>	OUT	2002<IN>
2002<IN> RDEN<2>	YTP55	L1	RDEN/RBSYNC	PORT	RDEN/TBSYNC	K2YTP61	RDEN<2>	IO	2002<IN>
2602<IN> RXD0<2>	K13	RXD0	RXD0	PORT	RXD0	R15	RXD0<2>	TXD0<2>	2605<IN>
2602<IN> RXD1<2>	K14	RXD1	RXD1	PORT	RXD1	R15	RXD1<2>	TXD1<2>	2605<IN>
2602<IN> RXD2<2>	H15	RXD2	RXD2	PORT	RXD2	L15	RXD2<2>	TXD2<2>	2605<IN>
2602<IN> RXD3<2>	K16	RXD3	RXD3	PORT	RXD3	N14	RXD3<2>	TXD3<2>	2605<IN>
2602<IN> RXDV<2>	K15	RXDV	RXDV	PORT	RXDV	L14	RXDV<2>	TX_EN<2>	2605<IN>
2602<IN> RX_CRS<2>	N16	RX_CRS/CRS_DV	RX_CRS/CRS_DV	PORT	RX_CRS/CRS_DV	M16	RX_CRS<2>	TX_CLK<2>	2605<IN>
2602<IN> RX_ERR<2>	T16	RX_ERR	RX_ERR	PORT	RX_ERR	L16	RX_ERR<2>	TX_CLK<2>	2605<IN>
2602<IN> COL_DET<2>	P16	COL_DET	COL_DET	PORT	COL_DET	CB	COL_DET<2>	COL_DET	2908<IN>
2902<IN> FULLDS<2>	J15	FULLDS	FULLDS	PORT	FULLDS	L11	FULLDS<2>	FULLDS	2902<IN>
						J15	FULLDS<2>	FULLDS	2902<IN>

U22


PORT4 PIN T3


DS33Z44-U1

2002<IN> RCLKI<4>	T3	RCLKI	PORT	TCLKI	R1	TCLKI<4>	IN	2002<IN>
2002<IN> RSER<4>	T2	RSER	PORT	TSER	R2	TSER<4>	OUT	2002<IN>
2002<IN> RDEN<4>	T1	RDEN/RBSYNC	PORT	RDEN/TBSYNC	R3	TDEN<4>	IO	2002<IN>
2702<IN> RXD0<4>	B13	RXD0	PORT	RXD0	B16	RXD0<4>	TXD0<4>	2704<IN>
2702<IN> RXD1<4>	C13	RXD1	PORT	RXD1	C16	RXD1<4>	TXD1<4>	2704<IN>
2702<IN> RXD2<4>	B14	RXD2	PORT	RXD2	D16	RXD2<4>	TXD2<4>	2704<IN>
2702<IN> RXD3<4>	C14	RXD3	PORT	RXD3	E16	RXD3<4>	TXD3<4>	2704<IN>
2702<IN> RXDV<4>	D15	RXDV	PORT	RXDV	G13	RXDV<4>	TX_EN<4>	2704<IN>
2702<IN> RX_CRS<4>	F14	RX_CRS/CRS_DV	PORT	RX_CRS/CRS_DV	A16	RX_CRS<4>	TX_CLK<4>	2704<IN>
2702<IN> RX_ERR<4>	D14	RX_ERR	PORT	RX_ERR	A13	RX_ERR<4>	TX_CLK<4>	2704<IN>
2702<IN> COL_DET<4>	F16	COL_DET	PORT	COL_DET	AB	COL_DET<4>	TX_CLK<4>	2908<IN>
2904<IN> FULLDS<4>	A12	FULLDS	PORT	FULLDS	B12	FULLDS<4>	TX_CLK<4>	2904<IN>
					C12	FULLDS<4>	TX_CLK<4>	2904<IN>

PORT1 RXD0--RXD3 B11, C11, D11, E11  
 PORT2 RXD0--RXD3 K13, K14, H15, K16  
 PORT3 RXD0--RXD3 G15, J14, J13, J12  
 PORT4 RXD0--RXD3 B13, C13, B14, C14

TITLE: DS33Z11/41/44DK01A0  
 ENGINEER: STEVE SCULLY  
 DATE: 09/16/2004  
 PAGE:4/8 (BLOCK)  
 25/71 (TOTAL)






DATE:	09/16/2004
TITLE:	DS33211/41/44DK01A0
ENGINEER:	STEVE SCULLY
PAGE:15/8(BLOCK)	27/71(TOTAL)

BLOCK NAME: -z44handlan\_dn. PARENT\_BLOCK: -z444top\_dn









TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 29/71 (TOTAL)


PARENT BLOCK: -z44andlan-dfn. BLOCK NAME: -z44top-dfn







TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 2/2 (BLOCK) 31/71 (TOTAL)

BLOCK NAME: \_m11\_wan\_dn. PARENT\_BLOCK: \\_z44andlan\_dn








DATE: 09/16/2004  
 TITLE: DS33Z11/41/44DK01A0  
 ENGINEER: STEVE SCULLY  
 PAGE: 1/2 (BLOCK)  
 34/71 (TOTAL)














TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 2/2 (BLOCK) 37/71 (TOTAL)

BLOCK NAME: \_m11\_wan-dn. PARENT\_BLOCK: \\_z44and lan-dn




### RESET CONFIGURATION



RESET AND CHIP CONFIGURATION


TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:27<BLOCK> 39/71<TOTAL>

BLOCK NAME: motprorescard\_dn PARENT\_BLOCK: \\_z44top\_dn




DATE: 09/16/2004  
 TITLE: DS33Z11/41/44DK01A0  
 ENGINEER: STEVE SCULLY  
 PAGE: 37 (BLOCK)  
 40/71 (TOTAL)

BLOCK NAME: motproccrescard\_dn PARENT\_BLOCK: z44top\_dn




TITLE: DS33Z11/41/44DK01A0  
 DATE: 09/16/2004  
 ENGINEER: STEVE SCULLY  
 PAGE:4/7<BLOCK>  
 41/71<TOTAL>

BLOCK NAME: \_motproccrescard-dn PARENT\_BLOCK: \_z44top-dn



TITLE: DS33Z11/41/44DK01A0  
 DATE: 09/16/2004  
 ENGINEER: STEVE SCULLY  
 PAGE:577<BLOCK>  
 42/71<TOTAL>


BLOCK NAME: \_motbroccrescard\_dn PARENT\_BLOCK: \\_z44top-dn





TITLE: DS33Z11/41/44DK01A0  
 DATE: 09/16/2004  
 ENGINEER: STEVE SCULLY  
 PAGE:15/7<BLOCK>  
 43/71<TOTAL>

BLOCK NAME: \_motprorescard\_dn. PARENT\_BLOCK: \\_z44top\_dn






# DS21458 WAN INTERFACE BLOCK



TITLE: DS3Z11/41/44KD01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 46/71(TOTAL)

1P10(BLOCK)	7	6	5	4	3	2	1
-------------	---	---	---	---	---	---	---



PORT1\_RRING = PIN L1


PORT2\_RRING = PIN F16

U20

DS21458-U	TRINGA	TRINGB	TTIPA	TTIPB	TCLK	TCLKO	TCLKI	TLINK	TNEGO	TNEGI	TPOSO	TPOSI	TSER	TSIG	TCHBLK	TCHCLK	TCLK	TSYNC	TSSYNC	TSYCLK	TBSIG	TBSYNC	TBSCLK	TBSCLK2	TBSCLK3	TBSCLK4	TBSCLK5	TBSCLK6	TBSCLK7	TBSCLK8	TBSCLK9	TBSCLK10	TBSCLK11	TBSCLK12	TBSCLK13	TBSCLK14	TBSCLK15	TBSCLK16	TBSCLK17	TBSCLK18	TBSCLK19	TBSCLK20
	RRING	RTIP	RCLK	RCLKO	RCLKI	RLINK	RNEGO	RPOSO	RSER	RSIG	RCHBLK	RCHCLK	RCLK	RSYNC	RPSYNC	RSYCLK	RPSIG	RFSYNC	RLOS	RLOS2	RLOS1	RLOS4	RLOS5	RLOS6	RLOS7	RLOS8	RLOS9	RLOS10	RLOS11	RLOS12	RLOS13	RLOS14	RLOS15	RLOS16	RLOS17	RLOS18	RLOS19	RLOS20				

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 2/10 (BLOCK)
	47/71 (TOTAL)

BLOCK NAME: \_quadtelwan-dn. PARENT\_BLOCK: \_wan4z44\_dn




PORT3\_RRING = PIN A6

PORT4\_RRING = PIN T11

U20

U20


TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 3/10 (BLOCK) 48/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0  
ENGINEER: STEVE SCULLY  
DATE: 09/16/2004  
PAGE: 4/10 (BLOCK)  
49/71 (TOTAL)


THE PCB LAYOUT INCORRECTLY USES PINS 38-40, 33-35, 28-30 AND 23-25 AS THE TX PRIMARY THIS HAS BEEN CORRECTED IN THE SCHEMATIC. THE PCB / ASSEMBLY HAS BEEN MODIFIED TO ACCOMMODATE THIS.

BLOCK NAME: \_quadteluan-dn. PARENT\_BLOCK: \_wan4z44\_dn




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:15/10(BLOCK)
	50/71(TOTAL)

THE PCB LAYOUT INCORRECTLY USES PINS 38-40, 33-35, 28-30 AND 23-25 AS THE TX PRIMARY. THIS HAS BEEN CORRECTED IN THE SCHEMATIC. THE PCB ASSEMBLY HAS BEEN MODIFIED TO ACCOMMODATE THIS.




TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 6/10 (BLOCK)
	51/71 (TOTAL)




DATE: 09/16/2004  
 TITLE: DS3BZ11/41/44DK01A0  
 ENGINEER: STEVE SCULLY  
 PAGE:7/10 (BLOCK)  
 52/71 (TOTAL)


BLOCK NAME: \_quadteluan-dn. PARENT\_BLOCK: \_wan4z44-dn






B	7	6	5	4	3	2	1						
<pre> 55A7 55A5 46C2&lt; ADDR&lt;9..0&gt; 55C6&lt;&gt; Z411SYN&lt; 0E W 05F 55C6&lt;&gt; Z411SYN&lt; 0E W 74B 55C6&lt;&gt; Z411SYN&lt; 0E W 74B M11 46B7&lt; 55A3&lt;&gt; KIR N2 46B7&lt; 55A2&lt;&gt; RD N11 55C6&lt;&gt; Z44_IDEN&lt;1&gt; 0E W 05F R13 I010.4 55C8&lt;&gt; Z44_RDEN&lt;1&gt; 0E W 05F P13 I011.4 55C6&lt;&gt; Z44_ICLK&lt;1&gt; 0E W 05F T9 I012.4 55C8&lt;&gt; Z44_RCLK&lt;1&gt; 0E W 05F M10 I013.4 55C6&lt;&gt; Z44_ISER&lt;1&gt; 0E W 05F R10 I014.4 55D8&lt;&gt; Z44_RSER&lt;1&gt; 0E W 05F P10 I015.4 55C6&lt;&gt; Z44_IDEN&lt;2&gt; 0E W 05F R12 I016.4 55C8&lt;&gt; Z44_RDEN&lt;2&gt; 0E W 05F P11 I017.4 55C6&lt;&gt; Z44_ICLK&lt;2&gt; 0E W 05F T13 I018.4 55C8&lt;&gt; Z44_RCLK&lt;2&gt; 0E W 05F N12 I019.4 55C6&lt;&gt; Z44_ISER&lt;2&gt; 0E W 05F P12 I020.4 55C6&lt;&gt; Z44_RSER&lt;2&gt; 0E W 05F N10 I021.4 55C6&lt;&gt; Z44_RSER&lt;2&gt; 0E W 05F T14 I022.4 </pre>				<pre> NB GCX0 N9 I01.4 R9 I02.4 P9 I03.4^VREF CS_X4 K5 I04.4 R11 I05.4 M11 I06.4 N2 I07.4 N11 I08.4 T12 I09.4^VREF R13 I010.4 P13 I011.4 T9 I012.4 M10 I013.4 R10 I014.4 P10 I015.4 R12 I016.4 P11 I017.4 T13 I018.4 N12 I019.4 P12 I020.4 N10 I021.4 T14 I022.4 </pre>		<pre> GCK1 I01.7 G1 I02.7 B1 I03.7 C1 I03.7^VREF I04.7 I05.7 I06.7 I07.7 I08.7 I09.7^VREF I10.7 I11.7 I12.7 I13.7 I14.7 I15.7 I16.7 I17.5 I18.7 I19.7 I20.7 I21.5 I22.7 I23.7 I24.7 I25.7 I26.7 I27.7 I28.7 I29.7 I30.7 I31.7 I32.7 I33.7 I34.7 I35.7 I36.7 I37.7 I38.7 I39.7 I40.7 I41.7 I42.7 I43.7 I44.7 I45.7 I46.7 I47.7 I48.7 I49.7 I50.7 I51.7 I52.7 I53.7 I54.7 I55.7 I56.7 I57.7 I58.7 I59.7 I60.7 I61.7 I62.7 I63.7 I64.7 I65.7 I66.7 I67.7 I68.7 I69.7^VREF I70.7 I71.7 I72.7 I73.7 I74.7 I75.7 I76.7 I77.7 I78.7 I79.7 I80.7 I81.7 I82.7 I83.7 I84.7 I85.7 I86.7 I87.7 I88.7 I89.7 I90.7 I91.7 I92.7 I93.7 I94.7 I95.7 I96.7 I97.7 I98.7 I99.7 I100.7 </pre>		<pre> BANK 5 I101.5 I102.5 I103.5 I104.5 I105.5 I106.5 I107.5 I108.5 I109.5 I110.5^VREF I111.5 I112.5 I113.5 I114.5 I115.5 I116.5 I117.5 I118.5 I119.5 I120.5 I121.5 I122.5 I123.5 I124.5 I125.5 I126.5 I127.5 I128.5 I129.5 I130.5 I131.5 I132.5 I133.5 I134.5 I135.5 I136.5 I137.5 I138.5 I139.5 I140.5 I141.5 I142.5 I143.5 I144.5 I145.5 I146.5 I147.5 I148.5 I149.5 I150.5 I151.5 I152.5 I153.5 I154.5 I155.5 I156.5 I157.5 I158.5 I159.5 I160.5 I161.5 I162.5 I163.5 I164.5 I165.5 I166.5 I167.5 I168.5 I169.5 I170.5 I171.5 I172.5 I173.5 I174.5 I175.5 I176.5 I177.5 I178.5 I179.5 I180.5 I181.5 I182.5 I183.5 I184.5 I185.5 I186.5 I187.5 I188.5 I189.5 I190.5 I191.5 I192.5 I193.5 I194.5 I195.5 I196.5 I197.5 I198.5 I199.5 I200.5 I201.5 I202.5 I203.5 I204.5 I205.5 I206.5 I207.5 I208.5 I209.5 I210.5 I211.5 I212.5 I213.5 I214.5 I215.5 I216.5 I217.5 I218.5 I219.5 I220.5 I221.5 I222.5 I223.5 I224.5 I225.5 I226.5 I227.5 I228.5 I229.5 I230.5 I231.5 I232.5 I233.5 I234.5 I235.5 I236.5 I237.5 I238.5 I239.5 I240.5 I241.5 I242.5 I243.5 I244.5 I245.5 I246.5 I247.5 I248.5 I249.5 I250.5 I251.5 I252.5 I253.5 I254.5 I255.5 I256.5 I257.5 I258.5 I259.5 I260.5 I261.5 I262.5 I263.5 I264.5 I265.5 I266.5 I267.5 I268.5 I269.5 I270.5 I271.5 I272.5 I273.5 I274.5 I275.5 I276.5 I277.5 I278.5 I279.5 I280.5 I281.5 I282.5 I283.5 I284.5 I285.5 I286.5 I287.5 I288.5 I289.5 I290.5 I291.5 I292.5 I293.5 I294.5 I295.5 I296.5 I297.5 I298.5 I299.5 I300.5 </pre>		<pre> BANK 7 I01.7 I02.7 I03.7^VREF I04.7 I05.7 I06.7 I07.7 I08.7 I09.7^VREF I10.7 I11.7 I12.7 I13.7 I14.7 I15.7 I16.7 I17.5 I18.7 I19.7 I20.7 I21.5 I22.7 I23.7 I24.7 I25.7 I26.7 I27.7 I28.7 I29.7 I30.7 I31.7 I32.7 I33.7 I34.7 I35.7 I36.7 I37.7 I38.7 I39.7 I40.7 I41.7 I42.7 I43.7 I44.7 I45.7 I46.7 I47.7 I48.7 I49.7 I50.7 I51.7 I52.7 I53.7 I54.7 I55.7 I56.7 I57.7 I58.7 I59.7 I60.7 I61.7 I62.7 I63.7 I64.7 I65.7 I66.7 I67.7 I68.7 I69.7 I70.7 I71.7 I72.7 I73.7 I74.7 I75.7 I76.7 I77.7 I78.7 I79.7 I80.7 I81.7 I82.7 I83.7 I84.7 I85.7 I86.7 I87.7 I88.7 I89.7 I90.7 I91.7 I92.7 I93.7 I94.7 I95.7 I96.7 I97.7 I98.7 I99.7 I100.7 </pre>		<pre> I101.6^VTRDY J2 I102.6 H1 I103.6 J1 5564 5562 46B1&lt;&gt; 6 I104.6^VREF J3 5 I105.6 L1 4 I106.6 L2 3 I107.6 K4 2 I108.6 L3 1 I109.6 L4 0 I110.6^VREF N1 I111.6 T11 YTP29 OBS_RSER&lt;3&gt; Z44_RSER&lt;3&gt; 5564&lt;&gt; I112.6 R1 YTP17 Z44_ISER&lt;3&gt; 5561&lt;&gt; I113.6 T7 YTP27 OBS_RCLK&lt;3&gt; Z44_RCLK&lt;3&gt; 5584&lt;&gt; I114.6 T5 YTP15 OBS_ICLK&lt;3&gt; Z44_ICLK&lt;3&gt; 5581&lt;&gt; I115.6 I10 YTP16 OBS_RDEN&lt;3&gt; Z44_RDEN&lt;3&gt; 5564&lt;&gt; I116.6 T1 YTP28 OBS_IDEN&lt;3&gt; Z44_IDEN&lt;3&gt; 5561&lt;&gt; I117.6 K1 I118.6 P5 YTP26 OBS_RSER&lt;4&gt; Z44_RSER&lt;4&gt; 5584&lt;&gt; I119.6 M2 YTP14 Z44_ISER&lt;4&gt; 5581&lt;&gt; I120.6 P1 YTP24 OBS_RCLK&lt;4&gt; Z44_RCLK&lt;4&gt; 5584&lt;&gt; I121.6 M1 YTP12 OBS_ICLK&lt;4&gt; Z44_ICLK&lt;4&gt; 5581&lt;&gt; I122.6 T3 YTP25 OBS_RDEN&lt;4&gt; Z44_RDEN&lt;4&gt; 5584&lt;&gt; I123.6 T2 YTP13 OBS_IDEN&lt;4&gt; Z44_IDEN&lt;4&gt; 5581&lt;&gt; </pre>	
<p>55D6&lt;&gt; T3ENH_T1ENLPRT1</p> <p>55C6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT2</p> <p>55C2&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT3</p> <p>55B2&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT4</p>				<p>403.7</p> <p>402.7</p> <p>401.7</p> <p>400.7</p> <p>399.7</p> <p>398.7</p> <p>397.7</p> <p>396.7</p> <p>395.7</p> <p>394.7</p> <p>393.7</p> <p>392.7</p> <p>391.7</p> <p>390.7</p> <p>389.7</p> <p>388.7</p> <p>387.7</p> <p>386.7</p> <p>385.7</p> <p>384.7</p> <p>383.7</p> <p>382.7</p> <p>381.7</p> <p>380.7</p> <p>379.7</p> <p>378.7</p> <p>377.7</p> <p>376.7</p> <p>375.7</p> <p>374.7</p> <p>373.7</p> <p>372.7</p> <p>371.7</p> <p>370.7</p> <p>369.7</p> <p>368.7</p> <p>367.7</p> <p>366.7</p> <p>365.7</p> <p>364.7</p> <p>363.7</p> <p>362.7</p> <p>361.7</p> <p>360.7</p> <p>359.7</p> <p>358.7</p> <p>357.7</p> <p>356.7</p> <p>355.7</p> <p>354.7</p> <p>353.7</p> <p>352.7</p> <p>351.7</p> <p>350.7</p> <p>349.7</p> <p>348.7</p> <p>347.7</p> <p>346.7</p> <p>345.7</p> <p>344.7</p> <p>343.7</p> <p>342.7</p> <p>341.7</p> <p>340.7</p> <p>339.7</p> <p>338.7</p> <p>337.7</p> <p>336.7</p> <p>335.7</p> <p>334.7</p> <p>333.7</p> <p>332.7</p> <p>331.7</p> <p>330.7</p> <p>329.7</p> <p>328.7</p> <p>327.7</p> <p>326.7</p> <p>325.7</p> <p>324.7</p> <p>323.7</p> <p>322.7</p> <p>321.7</p> <p>320.7</p> <p>319.7</p> <p>318.7</p> <p>317.7</p> <p>316.7</p> <p>315.7</p> <p>314.7</p> <p>313.7</p> <p>312.7</p> <p>311.7</p> <p>310.7</p> <p>309.7^VREF</p> <p>308.7</p> <p>307.7</p> <p>306.7</p> <p>305.7</p> <p>304.7</p> <p>303.7</p> <p>302.7</p> <p>301.7</p> <p>300.7</p> <p>299.7</p> <p>298.7</p> <p>297.7</p> <p>296.7</p> <p>295.7</p> <p>294.7</p> <p>293.7</p> <p>292.7</p> <p>291.7</p> <p>290.7</p> <p>289.7</p> <p>288.7</p> <p>287.7</p> <p>286.7</p> <p>285.7</p> <p>284.7</p> <p>283.7</p> <p>282.7</p> <p>281.7</p> <p>280.7</p> <p>279.7</p> <p>278.7</p> <p>277.7</p> <p>276.7</p> <p>275.7</p> <p>274.7</p> <p>273.7</p> <p>272.7</p> <p>271.7</p> <p>270.7</p> <p>269.7</p> <p>268.7</p> <p>267.7</p> <p>266.7</p> <p>265.7</p> <p>264.7</p> <p>263.7</p> <p>262.7</p> <p>261.7</p> <p>260.7</p> <p>259.7</p> <p>258.7</p> <p>257.7</p> <p>256.7</p> <p>255.7</p> <p>254.7</p> <p>253.7</p> <p>252.7</p> <p>251.7</p> <p>250.7</p> <p>249.7</p> <p>248.7</p> <p>247.7</p> <p>246.7</p> <p>245.7</p> <p>244.7</p> <p>243.7</p> <p>242.7</p> <p>241.7</p> <p>240.7</p> <p>239.7</p> <p>238.7</p> <p>237.7</p> <p>236.7</p> <p>235.7</p> <p>234.7</p> <p>233.7</p> <p>232.7</p> <p>231.7</p> <p>230.7</p> <p>229.7</p> <p>228.7</p> <p>227.7</p> <p>226.7</p> <p>225.7</p> <p>224.7</p> <p>223.7</p> <p>222.7</p> <p>221.7</p> <p>220.7</p> <p>219.7</p> <p>218.7</p> <p>217.7</p> <p>216.7</p> <p>215.7</p> <p>214.7</p> <p>213.7</p> <p>212.7</p> <p>211.7</p> <p>210.7</p> <p>209.7</p> <p>208.7</p> <p>207.7</p> <p>206.7</p> <p>205.7</p> <p>204.7</p> <p>203.7</p> <p>202.7</p> <p>201.7</p> <p>200.7</p> <p>199.7</p> <p>198.7</p> <p>197.7</p> <p>196.7</p> <p>195.7</p> <p>194.7</p> <p>193.7</p> <p>192.7</p> <p>191.7</p> <p>190.7</p> <p>189.7</p> <p>188.7</p> <p>187.7</p> <p>186.7</p> <p>185.7</p> <p>184.7</p> <p>183.7</p> <p>182.7</p> <p>181.7</p> <p>180.7</p> <p>179.7</p> <p>178.7</p> <p>177.7</p> <p>176.7</p> <p>175.7</p> <p>174.7</p> <p>173.7</p> <p>172.7</p> <p>171.7</p> <p>170.7</p> <p>169.7</p> <p>168.7</p> <p>167.7</p> <p>166.7</p> <p>165.7</p> <p>164.7</p> <p>163.7</p> <p>162.7</p> <p>161.7</p> <p>160.7</p> <p>159.7</p> <p>158.7</p> <p>157.7</p> <p>156.7</p> <p>155.7</p> <p>154.7</p> <p>153.7</p> <p>152.7</p> <p>151.7</p> <p>150.7</p> <p>149.7</p> <p>148.7</p> <p>147.7</p> <p>146.7</p> <p>145.7</p> <p>144.7</p> <p>143.7</p> <p>142.7</p> <p>141.7</p> <p>140.7</p> <p>139.7</p> <p>138.7</p> <p>137.7</p> <p>136.7</p> <p>135.7</p> <p>134.7</p> <p>133.7</p> <p>132.7</p> <p>131.7</p> <p>130.7</p> <p>129.7</p> <p>128.7</p> <p>127.7</p> <p>126.7</p> <p>125.7</p> <p>124.7</p> <p>123.7</p> <p>122.7</p> <p>121.7</p> <p>120.7</p> <p>119.7</p> <p>118.7</p> <p>117.7</p> <p>116.7</p> <p>115.7</p> <p>114.7</p> <p>113.7</p> <p>112.7</p> <p>111.7</p> <p>110.7</p> <p>109.7</p> <p>108.7</p> <p>107.7</p> <p>106.7</p> <p>105.7</p> <p>104.7</p> <p>103.7</p> <p>102.7</p> <p>101.7</p> <p>100.7</p> <p>99.7</p> <p>98.7</p> <p>97.7</p> <p>96.7</p> <p>95.7</p> <p>94.7</p> <p>93.7</p> <p>92.7</p> <p>91.7</p> <p>90.7</p> <p>89.7</p> <p>88.7</p> <p>87.7</p> <p>86.7</p> <p>85.7</p> <p>84.7</p> <p>83.7</p> <p>82.7</p> <p>81.7</p> <p>80.7</p> <p>79.7</p> <p>78.7</p> <p>77.7</p> <p>76.7</p> <p>75.7</p> <p>74.7</p> <p>73.7</p> <p>72.7</p> <p>71.7</p> <p>70.7</p> <p>69.7</p> <p>68.7</p> <p>67.7</p> <p>66.7</p> <p>65.7</p> <p>64.7</p> <p>63.7</p> <p>62.7</p> <p>61.7</p> <p>60.7</p> <p>59.7</p> <p>58.7</p> <p>57.7</p> <p>56.7</p> <p>55.7</p> <p>54.7</p> <p>53.7</p> <p>52.7</p> <p>51.7</p> <p>50.7</p> <p>49.7</p> <p>48.7</p> <p>47.7</p> <p>46.7</p> <p>45.7</p> <p>44.7</p> <p>43.7</p> <p>42.7</p> <p>41.7</p> <p>40.7</p> <p>39.7</p> <p>38.7</p> <p>37.7</p> <p>36.7</p> <p>35.7</p> <p>34.7</p> <p>33.7</p> <p>32.7</p> <p>31.7</p> <p>30.7</p> <p>29.7</p> <p>28.7</p> <p>27.7</p> <p>26.7</p> <p>25.7</p> <p>24.7</p> <p>23.7</p> <p>22.7</p> <p>21.7</p> <p>20.7</p> <p>19.7</p> <p>18.7</p> <p>17.7</p> <p>16.7</p> <p>15.7</p> <p>14.7</p> <p>13.7</p> <p>12.7</p> <p>11.7</p> <p>10.7</p> <p>9.7</p> <p>8.7</p> <p>7.7</p> <p>6.7</p> <p>5.7</p> <p>4.7</p> <p>3.7</p> <p>2.7</p> <p>1.7</p>		<p>BANK 5</p> <p>BANK 7</p> <p>BANK 4</p> <p>BANK 3</p> <p>BANK 2</p> <p>BANK 1</p>		<p>DATE: 09/16/2004</p> <p>ENGINEER: STEVE SCULLY</p> <p>TITLE: DS33Z11/41/44DK01A0</p> <p>PAGE:19/10 (BLOCK)</p> <p>54/71 (TOTAL)</p>					
<p>PORTS ARE ENABLED BY DEFAULT ON T1 BRD, AND ARE DISABLED USING JUMPERS ON T3 BRD</p>				<p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT1</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT2</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT3</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT4</p>		<p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT1</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT2</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT3</p> <p>54A6&lt;&gt; 54A5&lt;&gt; T3ENH_T1ENLPRT4</p>							
<p>BLOCK NAME: _quadtelwan_dn</p>				<p>PARENT_BLOCK: _wan4z44_dn</p>		<p>1</p>							







TITLE: DS33211/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 1/8 (BLOCK) 55/71 (TOTAL)



TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 2 / 8 (BLOCK)
	57 / 71 (TOTAL)




BLOCK NAME: \_quadte3wan\_dn PARENT\_BLOCK: \_wan4z44\_dn




DATE: 09/16/2004  
 TITLE: DS33Z11/41/44DK01A0  
 ENGINEER: STEVE SCULLY  
 PAGE: 4/8 (BLOCK)  
 59/71 (TOTAL)

BLOCK NAME: \_quadte3wan-dn. PARENT\_BLOCK: \_wan4z44-dn








TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE:6/BLOCK) 61/71(TOTAL)

BLOCK NAME: \_ouadte3wan\_dn. PARENT\_BLOCK: \_wan4444\_dn



RECEPTACLE  
P1 CONNECTOR (RECEPTICAL)  
J07


RECEPTACLE  
P2 CONNECTOR (RECEPTICAL)  
J10

MAN R. C. CONNECTOR TO MOTHERBOARD NOTE 3184 IS ON CS3 WHILE 21455 IS ON CS2/CS4

135 SIG\_RETURN 63B3<> 63C6<> 63C8<> 63A1<>  
GND 63A3<> 63B8<>

TITLE: DS33Z11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: 7/8 (BLOCK) 62/71 (TOTAL)

BLOCK NAME: \_quadte3wan-dn PARENT BLOCK: \_wan4z44-dn



MAN R.C. CONNECTOR TO MOTHERBOARD NOTE 3184 IS ON CS3 WHILE 21455 IS ON CS2/CS4

TITLE: DS3BZ11/41/44DK01A0	DATE: 09/16/2004
ENGINEER: STEVE SCULLY	PAGE: B / B (BLOCK) 63 / 71 (TOTAL)

BLOCK NAME: \_quadte3wan-dn PARENT BLOCK: \_wan4z44-dn