

QLx4600-SL30 Quad Lane Extender

FEATURES

- Supports data rates up to 6.25Gb/s
- Low power (78mW per channel)
- Low latency (<500ps)
- Four equalizers in a 4mm x 7mm QFN package for straight route-through architecture & simplified routing
- Each equalizer boost is independently pin selectable and programmable
- Beacon signal support and line silence preservation
- 1.2V supply voltage
- Individual lane LOS support

APPLICATIONS

- QSFP active copper cable modules
- InfiniBand (SDR & DDR)
- 10GBase-CX4
- XAUI and RXAUI
- SAS (2.0)
- High-speed active cable assemblies
- High-speed printed circuit board (PCB) traces

BENEFITS

- Thinner gauge cable
- Extends cable reach greater than 3x
- Improved BER

GENERAL DESCRIPTION

The QLx4600-SL30 is a settable quad receive-side equalizer with extended functionality for advanced protocols operating with line rates up to 6.25Gb/s such as InfiniBand (SDR & DDR) and 10GBase-CX4. The QLx4600-SL30 compensates for the frequency dependent attenuation of copper twin-axial cables, extending the signal reach up to 30m on 24AWG cable.

The small form factor, highly-integrated quad design is ideal for high-density data transmission applications including active copper cable assemblies. The four equalizing filters within the QLx4600-SL30 can each be set to one of 32 compensation levels, providing optimal signal fidelity for a given media and length. The compensation level for each filter can be set by either (a) three external control pins or (b) a serial bus interface. When the external control pins are used, 18 of the 32 boost levels are available for each channel. If the serial bus is used, all 32 compensation levels are available.

Operating on a single 1.2V power supply, the QLx4600-SL30 enables per channel throughputs of up to 6.25Gb/s while supporting lower data rates including 5, 4.25, 3.125, and 2.5Gb/s. The QLx4600-SL30 uses current mode logic (CML) inputs/outputs and is packaged in a 4mm x 7mm 46-lead QFN. Individual lane LOS support is included for module applications.

TYPICAL APPLICATION CIRCUIT




FIGURE 1: TYPICAL APPLICATION DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Range
Supply Voltage (V_{DD} to GND)	-0.3V to 1.3V
Voltage at All Input Pins	-0.3V to $V_{DD} + 0.3V$
ESD Rating at all pins	2kV (HBM)
Operating Ambient Temperature Range	0°C to 70°C
Storage Ambient Temperature Range	-55°C to 150°C
Maximum Junction Temperature	125°C
Lead Temperature (Soldering 10s)	260°C

TABLE 1: ABSOLUTE MAXIMUM RATINGS

Exceeding the ranges and maximum values in Table 1 may permanently damage the device. These values are stress ratings only and are not meant to imply nominal operating conditions. Functional operation of the device should be performed under the values specified in Tables 2 through 5. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGING / ORDERING INFORMATION

Part Number	Packaging
QLX4600LIQT7	7" prod. tape & reel; qty 1,000
QLX4600LIQSR	7" sample reel; qty 100
QLX4600LIQSB	10 pcs sample bag

OPERATING CONDITIONS

Parameter	Symbol	Condition	Min	Typ	Max	Units	Notes
Supply Voltage	V_{DD}		1.1	1.2	1.3	V	
Operating Ambient Temperature	T_A		0	25	70	°C	
Bit Rate		NRZ data applied to any channel	1.5		6.25	Gb/s	

TABLE 2: OPERATING CONDITIONS

CONTROL PIN CHARACTERISTICS

Typical values are at $V_{DD} = 1.2V$, $T_A = 25^\circ C$, and $V_{IN} = 800mV_{pp}$, unless otherwise noted. $V_{DD} = 1.1V$ to $1.3V$, $T_A = 0^\circ C$ to $70^\circ C$.

Parameter	Symbol	Condition	Min	Typ	Max	Units	Notes
Input 'LOW' Logic Level	V_{IL}	DI, Clk, ENB	0	0	350	mV	
Input 'HIGH' Logic Level	V_{IH}	DI, Clk, ENB	750		V_{DD}	mV	
Output 'LOW' Logic Level	V_{OL}	LOS[k], DO	0	0	250	mV	
Output 'HIGH' Logic Level	V_{OH}	LOS[k], DO	1000		V_{DD}	mV	
'LOW' Resistance State		CP[k][A,B,C]	0		1	k Ω	1
'MID' Resistance State		CP[k][B,C]	22.5	25	27.5	k Ω	1
'HIGH' Resistance State		CP[k][A,B,C]	500		∞	k Ω	1
Input Current		Current draw on digital pin, i.e., CP[k][A,B,C], DI, Clk, ENB		30	100	μA	

TABLE 3: CONTROL PIN CHARACTERISTICS

Note 1: If four CP pins are tied together, the resistance values in Table 3 should be divided by four.

ELECTRICAL CHARACTERISTICS

Typical values are at $V_{DD} = 1.2V$, $T_A = 25^{\circ}C$, and $V_{IN} = 800mVpp$, unless otherwise noted. $V_{DD} = 1.1V$ to $1.3V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$.

Parameter	Symbol	Condition	Min	Typ	Max	Units	Notes
Supply Current	I_{DD}			260		mA	
Cable Input Amplitude Range	V_{IN}	Measured differentially at data source before encountering channel loss	800	1200	1600	mVpp	1
DC Differential Input Resistance		Measured on input channel IN[k]	80	100	120	Ω	
DC Single-Ended Input Resistance		Measured on input channel IN[k]P or IN[k]N	40	50	60	Ω	
Input Return Loss (Differential)	S_{DD11}	50MHz to 3.75GHz	10			dB	2
Input Return Loss (Common Mode)	S_{CC11}	50MHz to 3.75GHz	6			dB	2
Input Return Loss (Com. to Diff. Conversion)	S_{DC11}	50MHz to 3.75GHz	20			dB	2
Output Amplitude Range	V_{OUT}	Active data transmission mode; Measured differentially at OUT[k]P and OUT[k]N with 50 Ω load on both output pins	450	550	650	mVpp	
Output Amplitude Range	V_{OUT}	Line Silence mode; Measured differentially at OUT[k]P and OUT[k]N with 50 Ω load on both output pins		10	20	mVpp	
Differential Output Impedance		Measured on OUT[k]	80	105	120	Ω	
Output Return Loss (Differential)	S_{DD22}	50MHz to 3.75GHz	10			dB	2
Output Return Loss (Common Mode)	S_{CC22}	50MHz to 3.75GHz	5			dB	2
Output Return Loss (Com. to Diff. Conversion)	S_{DC22}	50MHz to 3.75GHz	20			dB	2
Output Residual Jitter		2.5Gb/s, 3.125Gb/s, 4.25Gb/s, 5Gb/s; Up to 20m 24AWG standard twin-axial cable (approx. -25dB @ 2.5GHz); 800mVpp \leq VIN \leq 1600mVpp		0.15	0.25	UI	1, 3, 4
		2.5Gb/s, 3.125Gb/s, 4.25Gb/s, 5Gb/s; 12m 30AWG standard twin-axial cable (approx. -30dB @ 2.5GHz); 800mVpp \leq VIN \leq 1600mVpp		0.2	0.3		
		2.5Gb/s, 3.125Gb/s, 4.25Gb/s, 5Gb/s; 20m 28AWG standard twin-axial cable (approx. -35dB @ 2.5GHz); 1200mVpp \leq VIN \leq 1600mVpp		0.25	0.35		
		6.25Gb/s; Up to 15m 28AWG standard twin-axial cable (approx. -30dB @ 3.2GHz); 1200mVpp \leq VIN \leq 1600mVpp		0.25	0.35		
Output Transition Time	t_r, t_f	20% to 80%	30	60	80	ps	5
Lane-to-Lane Skew					50	ps	
Propagation Delay		From IN[k] to OUT[k]			500	ps	
LOS Assert Time		Time to assert Loss-of-Signal (LOS) indicator when transitioning from active data mode to line silence mode			100	μ s	6

Parameter	Symbol	Condition	Min	Typ	Max	Units	Notes
LOS De-Assert Time		Time to de-assert Loss-of-Signal (LOS) indicator when transitioning from line silence mode to active data mode			100	μs	6
Minimum Valid Transmitter Amplitude		Active data transmission mode; 5Gb/s; Up to 20m 24AWG standard twin-axial cable (approx.- 25dB loss at 2.5GHz); DT current = 0μA	500			mVpp	7
Maximum Allowable Transmitter Output During Line Silence		Line Silence mode; Up to 20m 24AWG standard twin-axial cable (approx.- 25dB loss at 2.5GHz); DT current = 0μA			20	mVpp	7,8
Data-to-Line Silence Response Time	t_{DS}	Time to transition from active data to line silence (muted output) on 20m 24AWG standard twin-axial cable at 5Gb/s			15	ns	6, 9
		Time from last bit of ALIGN(0) for SAS OOB signaling to line silence (<20mVpp output); Meritec 24AWG 20m; 3Gb/s			14	ns	10
Line Silence-to-Data Response Time	t_{SD}	Time to transition from line silence mode (muted output) to active data on 20m 24AWG standard twin-axial cable at 5Gb/s			20	ns	6, 9
		Time from first bit of ALIGN(0) for SAS OOB signaling to 450mVpp output; Meritec 24AWG 20m; 3Gb/s			19	ns	10
Timing Difference	$ t_{DS} - t_{SD} $	For SAS OOB signaling support; Meritec 24AWG 20m			5	ns	10

TABLE 4: ELECTRICAL CHARACTERISTICS

Note 1: After channel loss, differential amplitudes at QLx4600-SL30 inputs must meet the input voltage range specified in Table 1.

Note 2: Temperature = 25°C, $V_{DD} = 1.2V$.

Note 3: Output residual jitter is the difference between the total jitter at the lane extender output and the total jitter of the transmitted signal (as measured at the input to the channel). Total jitter (TJ) is $DJ_{pp} + 14.1 \times RJ_{RMS}$.

Note 4: Measured using a PRBS 2⁷-1 pattern. Deterministic jitter at the input to the lane extender is due to frequency-dependent, media-induced loss only.

Note 5: Rise and fall times measured using a 1GHz clock with a 20ps edge rate.

Note 6: For active data mode, cable input amplitude is 400mVpp (differential) or greater. For line silence mode, cable input amplitude is 20mVpp (differential) or less.

Note 7: Measured differentially across the data source.

Note 8: During line silence, transmitter noise in excess of this voltage range may result in differential output amplitudes from the QLx4600 that are greater than 20mVpp

Note 9: The data pattern preceding line silence mode is comprised of the PCIe electrical idle ordered set (EIOS). The data pattern following line silence mode is comprised of the PCIe electrical idle exit sequence (EIES).

Note 10: The data pattern preceding or following line silence mode is comprised of the SAS-2 ALIGN (0) sequence for OOB signaling at 3 Gb/s, and amplitude of 800mVpp

SERIAL BUS TIMING CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Units	Notes
CLK Setup Time	t_{SCK}	From the falling edge of ENB	10			ns	
DI Setup Time	t_{SDI}	Prior to the rising edge of CLK	10			ns	
DI Hold Time	t_{HDI}	From the rising edge of CLK	6			ns	
ENB 'HIGH'	t_{HEN}	From the falling edge of the last data bit's CLK	10			ns	
Boost Setting Operational	t_b	From ENB 'HIGH'			10	ns	
DO Hold Time	t_{CQ}	From the rising edge of CLK to DO transition	12			ns	
DO Valid	t_{CV}	From the rising edge of CLK to DO valid			TBD	ns	
Clock Rate	f_{CLK}	Reference clock for serial bus EQ programming			20	MHz	

TABLE 5: SERIAL BUS TIMING CHARACTERISTICS

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{DD} = 1.2V$, $T_A = 25^\circ C$, unless otherwise noted. Performance was characterized using the system testbed shown in Figure 2. Unless otherwise noted, the transmitter generated a non-return-to-zero (NRZ) PRBS-7 sequence at 800mVpp (differential) with 10ps of peak-to-peak deterministic jitter. This transmit signal was launched into twin-axial cable test channels of varying gauges and lengths. The loss characteristics of these test channels are plotted as a function of frequency in Figure 3. The received signal at the output of these test channels was then processed by the QLx4600-SL30 before being passed to a receiver. Eye diagram measurements were made with 4000 waveform acquisitions and include random jitter.




FIGURE 2: DEVICE CHARACTERIZATION TEST SETUP

Test Channel Loss Characteristics





FIGURE 3: TWIN-AXIAL CABLE LOSS AS A FUNCTION OF FREQUENCY FOR VARIOUS TEST CHANNELS

Jitter Vs. Cable Length, 5Gb/s



Jitter Vs. Boost Setting, 5Gb/s






FIGURE 4: JITTER VS CABLE LENGTH AND JITTER VS BOOST SETTING AT 5 GBPS

TYPICAL PERFORMANCE CHARACTERISTICS


Received Signal After 20m of 24AWG Twin-Axial Cable (Cable A), 5Gb/s




QLx4600-SL30 Output After 20m of 24AWG Twin-Axial Cable (Cable A), 5Gb/s




Received Signal After 12m of 30AWG Twin-Axial Cable (Cable B), 5Gb/s




QLx4600-SL30 Output After 12m of 30AWG Twin-Axial Cable (Cable B), 5Gb/s



Received Signal After 20m of 28AWG Twin-Axial Cable (Cable C)¹, 5Gb/s




QLx4600-SL30 Output After 20m of 28AWG Twin-Axial Cable (Cable C)¹, 5Gb/s




TYPICAL PERFORMANCE CHARACTERISTICS


Received Signal After 30m of 24AWG Twin-Axial Cable¹, 5Gb/s




QLx4600-SL30 Output After 30m of 24AWG Twin-Axial Cable¹, 5Gb/s




Received Signal After 15m of 28AWG Twin-Axial Cable (Cable D)¹, 6.25Gb/s




QLx4600-SL30 Output After 15m of 28AWG Twin-Axial Cable (Cable D)¹, 6.25Gb/s



Received Signal After 40" FR4, 6.25Gb/s




QLx4600-SL30 Output After 40" FR4, 6.25Gb/s




Note 1: Differential transmit amplitude = 1200mVpp

TYPICAL PERFORMANCE CHARACTERISTICS


Input Common-Mode Return Loss




Output Common-Mode Return Loss




Input Differential Return Loss



Output Differential Return Loss



Differential Crosstalk Between Adjacent Input Channels



Differential Crosstalk Between Adjacent Input Channels




FIGURE 5: QLx4600-SL30 PERFORMANCE CHARACTERISTICS

TYPICAL PERFORMANCE PIN DIAGRAM




FIGURE 6: PIN DIAGRAM (TOP VIEW)

PIN DESCRIPTIONS

Pin Name	Pin Number	Description
DT	1	Detection Threshold. Reference DC current threshold for input signal power detection. Data output Out[k] is muted when the power of the equalized version of In[k] falls below the threshold. Tie to ground to disable electrical idle preservation and always enable the limiting amplifier.
In1[P,N]	2, 3	Equalizer 1 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
V _{DD}	4, 7, 10, 29, 32, 35	Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors to ground is recommended for each of these pins for broad high-frequency noise suppression.
In2[P,N]	5, 6	Equalizer 2 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
In3[P,N]	8, 9	Equalizer 3 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.

Pin Name	Pin Number	Description
In4[P,N]	11, 12	Equalizer 4 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
LOS1	13	LOS indicator 1. High output when equalized In1 signal is below DT threshold.
LOS2	14	LOS indicator 2. High output when equalized In2 signal is below DT threshold.
GND	15	ground
DI	16	Serial data input, CMOS logic. Input for serial data stream to program internal registers controlling the boost for all four equalizers. Synchronized with clock (CLK) on pin 46. Overrides the boost setting established on CP control pins. Internally pulled down.
DO	17	Serial data output, CMOS logic. Output of the internal registers controlling the boost for all four equalizers. Synchronized with clock on pin 46. Equivalent to serial data input on DI but delayed by 21 clock cycles.
CP3[A,B,C]	18, 19, 20	Control pins for setting equalizer 3. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
CP4[A,B,C]	21, 22, 23	Control pins for setting equalizer 4. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
MODE	24	Boost-level control mode input, CMOS logic. Allows serial programming of internal registers through pins DI, ENB, and Clk when set HIGH. Resets all internal registers to zero and uses boost levels set by CP pins when set LOW. If serial programming is not used, this pin should be grounded.
LOS4	25	LOS indicator 4. High output when equalized In4 signal is below DT threshold.
LOS3	26	LOS indicator 3. High output when equalized In3 signal is below DT threshold.
Out4[N,P]	27, 28	Equalizer 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
Out3[N,P]	30, 31	Equalizer 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
Out2[N,P]	33, 34	Equalizer 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
Out1[N,P]	36, 37	Equalizer 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least 4GHz frequency response is recommended.
BGREF	38	External bandgap reference resistor. Recommended value of 6.04kΩ ±1%.
CP2[C,B,A]	39, 40, 41	Control pins for setting equalizer 2. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
CP1[C,B,A]	42, 43, 44	Control pins for setting equalizer 1. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
ENB	45	Serial data enable (active low), CMOS logic. Internal registers can be programmed with DI and CLK pins only when the ENB pin is 'LOW'. Internally pulled down.
CLK	46	Serial data clock, CMOS logic. Synchronous clock for serial data on DI and DO pins. Data on DI is latched on the rising clock edge. Clock speed is recommended to be between 10MHz and 20MHz. Internally pulled down.
Exposed Pad	-	Exposed ground pad. For proper electrical and thermal performance, this pad should be connected to the PCB ground plane.

TABLE 5: PIN DESCRIPTIONS

OPERATION

The QLx4600-SL30 is an advanced quad lane-extender for high-speed interconnects. A functional diagram of one of the four channels in the QLx4600-SL30 is shown in Figure 7. In addition to a robust equalization filter to compensate for channel loss and restore signal fidelity, the QLx4600-SL30 contains unique integrated features to preserve special signaling protocols typically broken by other equalizers. The signal detect function is used to mute the channel output when the equalized signal falls below the level determined by the Detection Threshold (DT) pin voltage. This function is intended to preserve periods of line silence ("quiescent state" in InfiniBand contexts). Furthermore, the output of the signal detect / DT comparator is used as a loss of signal (LOS) indicator to indicate the absence of a received signal.

As illustrated in Figure 7, the core of each high-speed signal path in the QLx4600-SL30 is a sophisticated equalizer followed by a limiting amplifier. The equalizer compensates for skin loss, dielectric loss, and impedance discontinuities in the transmission channel. Each equalizer is followed by a limiting amplification stage that provides a clean output signal with full amplitude swing and fast rise-fall times for reliable signal decoding in a subsequent receiver.




FIGURE 7: FUNCTIONAL DIAGRAM OF A SINGLE CHANNEL WITHIN THE QLx4600-SL30

INDIVIDUALLY ADJUSTABLE EQUALIZATION BOOST

Each channel in the QLx4600-SL30 features an independently settable equalizer for custom signal restoration. Each equalizer can be set to one of 32 levels of compensation when the serial bus is used to program the boost level and one of 18 compensation levels when the CP[k] pins are used to set the level. The equalizer transfer functions for a subset of these compensation levels are plotted in Figure 8. The flexibility of this adjustable compensation architecture enables signal fidelity to be optimized on a channel-by-channel basis, providing support for a wide variety of channel characteristics and data rates ranging from 2.5 to 6.25Gb/s. Because the boost level is externally set rather than internally adapted, the QLx4600-SL30 provides reliable communication from the very first bit transmitted. There is no time needed for adaptation and control loop convergence. Furthermore, there are no pathological data patterns that will cause the QLx4600-SL30 to move to an incorrect boost level.

The Applications Information section beginning on page 14 details how to set the boost level by both the CP-pin voltage approach and the serial programming approach.




FIGURE 8: EQUALIZER TRANSFER FUNCTIONS FOR SETTINGS 0, 5, 10, 15, 20, 25, AND 31 IN THE QLx4600-SL30

CML INPUT AND OUTPUT BUFFERS

The input and output buffers for the high-speed data channels in the QLx4600-SL30 are implemented using CML. Equivalent input and output circuits are shown in Figures 9 and 10.




FIGURE 9: CML INPUT EQUIVALENT CIRCUIT FOR THE QLx4600-SL30




FIGURE 10: CML OUTPUT EQUIVALENT CIRCUIT FOR THE QLx4600-SL30

The load value of 52Ω is used to internally match SDD22 for a characteristic impedance of 50Ω.

LINE SILENCE / ELECTRICAL IDLE / QUIESCENT MODE

Line silence is commonly broken by the limiting amplification in other equalizers. This disruption can be detrimental in many systems that rely on line silence as part of the protocol. The QLx4600-SL30 contains special lane management capabilities to detect and preserve periods of line silence while still providing the fidelity-enhancing benefits of limiting amplification during active data transmission. Line silence is detected by measuring the amplitude of the equalized signal and comparing that to a threshold set by the current at the DT pin. When the amplitude falls below the threshold, the output driver stages are muted and held at their nominal common mode voltage¹.

LOS INDICATOR

Pins LOS[k] are used to output the state of the muting circuitry to serve as a loss of signal indicator for channel k. This signal is directly derived from the muting signal off the DT-threshold signal detector output. The LOS signal goes 'HIGH' when the power signal is below the DT threshold and 'LOW' when the power goes above the DT threshold. This feature is meant to be used in optical systems (e.g. QSFP) where there are no quiescent or electrical-idle states. In these cases, the DT threshold is used to determine the sensitivity of the LOS indicator.

Note 1: The output common mode voltage remains constant during both active data transmission and output muting modes.

APPLICATIONS INFORMATION

Several aspects of the QLx4600-SL30 are capable of being dynamically managed by a system controller to provide maximum flexibility and optimum performance. These functions are controlled by interfacing to the highlighted pins in Figure 11. The specific procedures for controlling these aspects of the QLx4600-SL30 are the focus of this section.




FIGURE 11: PIN DIAGRAM HIGHLIGHTING PINS USED FOR DYNAMIC CONTROL OF THE QLx4600-SL30

EQUALIZATION BOOST LEVEL

Channel equalization for the QLx4600-SL30 can be individually set to either (a) one of 18 levels through the DC voltages on external control pins or (b) one of 32 levels via a set of registers programmed by a low speed serial bus. The pins used to control the boost level are highlighted in Figure 11. Descriptions of these pins are listed in Table 7. Please refer to Table 6 for descriptions of all other pins on the QLx4600-SL30.

Pin Name	Pin Number	Description
DI	16	Serial data input, CMOS logic. Input for serial data stream to program internal registers controlling the boost for all four equalizers. Synchronized with clock (CLK) on pin 46. Overrides the boost setting established on CP control pins. Internally pulled down.
DO	17	Serial data output, CMOS logic. Output of the internal registers controlling the boost for all four equalizers. Synchronized with clock on pin 46. Equivalent to serial data input on DI but delayed by 21 clock cycles.
CP3[A,B,C]	18, 19, 20	Control pins for setting equalizer 3. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
CP4[A,B,C]	21, 22, 23	Control pins for setting equalizer 4. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
MODE	24	Boost-level control mode input, CMOS logic. Allows serial programming of internal registers through pins DI, ENB, and Clk when set HIGH. Resets all internal registers to zero and uses boost levels set by CP pins when set LOW. If serial programming is not used, this pin should be grounded.
CP2[C,B,A]	39, 40, 41	Control pins for setting equalizer 2. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
CP1[C,B,A]	42, 43, 44	Control pins for setting equalizer 1. CMOS logic inputs. Pins are read as a 3-digit number to set the boost level. A is the MSB, and C is the LSB. Pins are internally pulled down through a 25kΩ resistor.
ENB	45	Serial data enable (active low), CMOS logic. Internal registers can be programmed with DI and CLK pins only when the ENB pin is 'LOW'. Internally pulled down.
CLK	46	Serial data clock, CMOS logic. Synchronous clock for serial data on DI and DO pins. Data on DI is latched on the rising clock edge. Clock speed is recommended to be between 10MHz and 20MHz. Internally pulled down.

TABLE 7: DESCRIPTIONS OF PINS USED TO SET EQUALIZATION BOOST LEVEL

The boost setting for equalizer channel k can be read as a three digit ternary number across CP[k][A,B,C]. The ternary value is established by the value of the resistor between VDD and the CP[k][A,B,C] pin.

As a second option, the equalizer boost setting can be taken from a set of registers programmed through a serial bus interface (pins 16, 17, 45, and 46). Using this interface, a set of registers is programmed to store the boost level. A total of 21 registers are used. Registers 2 through 21 are parsed into four 5-bit words. Each 5-bit word determines which of 32 boost levels to use for the corresponding equalizer. Register 1 instructs the QLx4600-SL30 to use registers 2 through 21 to set the boost level rather than the control pins CP[k][A,B,C].

Both options have their relative advantages. The control pin option minimizes the need for external controllers as the boost level can be set in the board design resulting in a compact layout. The register option is more flexible for cases in which the optimum boost level will not be known and can be changed by a host bus adapter with a small number of pins. It is noted that the serial bus interface can also be daisy-chained among multiple QLx4600-SL30 devices to afford a compact programmable solution even when a large number of data lines need to be equalized.

Upon power-up, the default value of all the registers (and register 1 in particular) is zero, and thus, the CP pins are used to set the boost level. This permits an alternate interpretation on setting the boost level. Specifically, the CP pins define the default boost level until the registers are (if ever) programmed via the serial bus.

CONTROL PIN BOOST SETTING

When register 1 of the QLx4600-SL30 is zero (the default state on power-up), the voltages at the CP pins are used to determine the boost level of each channel. For each of the four channels, k, the [A], [B], and [C] control pins (CP[k]) are associated with a 3-bit non binary word. While [A] can take one of two values, 'LOW' or 'HIGH', [B] and [C] can take one of three different values: 'LOW', 'MIDDLE', or 'HIGH'. This is achieved by changing the value of a resistor connected between VDD and the CP pin, which is internally pulled low with a 25kΩ resistor. Thus, a 'HIGH' state is achieved by using a 0Ω resistor, 'MIDDLE' is achieved with a 25kΩ resistor, and 'LOW' is achieved with an open resistance. Table 8 defines the mapping from the 3-bit CP word to the 18 out of 32 possible levels available via the serial interface.

If all four channels are to use the same boost level, then a minimum number of board resistors can be realized by tying together like CP[k][A,B,C] pins across all channels k. For instance, all four CP[k][A] pins can be tied to the same resistor running to VDD. Consequently, only three resistors are needed to control the boost of all four channels. If the CP Pins are tied together and the 25kΩ is used, the value changes to a 6.25kΩ resistor because the 25kΩ is divided by 4.

Resistance Between CP Pin and V _{DD}			Serial Boost Level
CP[A]	CP[B]	CP[C]	
Open	Open-0	Open	0
Open	Open	25kΩ	2
Open	Open	0Ω	4
Open	25kΩ	Open	6
Open	25kΩ	25kΩ	8
Open	25kΩ	0Ω	10
Open	0Ω	Open	12
Open	0Ω	25kΩ	14
Open	0Ω	0Ω	15
0Ω	Open	Open	16
0Ω	Open	25kΩ	17
0Ω	Open	0Ω	19
0Ω	25kΩ	Open	21
0Ω	25kΩ	25kΩ	23
0Ω	25kΩ	0Ω	24
0Ω	0Ω	Open	26
0Ω	0Ω	25kΩ	28
0Ω	0Ω	0Ω	31

TABLE 8: MAPPING BETWEEN CP-SETTING RESISTOR AND PROGRAMMED BOOST LEVELS

OPTIMAL CABLE BOOST SETTINGS

The settable equalizing filter within the QLx4600 enables the device to optimally compensate for frequency-dependent attenuation across a wide variety of channels, data rates, and encoding schemes. For the reference channels plotted in Figure 3, Table 10 shows the optimal boost setting when transmitting a PRBS-7 signal. The optimal boost setting is defined as the equalizing filter setting that minimizes the output residual jitter of the QLx4600. The settings in Table 10 represent the optimal settings for the QLx4600C across an ambient temperature range of 0°C to 70°C. The optimal setting at room temperature (20°C to 40°C) is generally one to two settings lower than the values listed in Table 10.

Cable	Approx. Loss @ 2.5GHz (dB)	4600-SL30 Boost
Cable A	22	10
Cable B	27	14
Cable C	35	19

TABLE 9. OPTIMAL CABLE BOOST SETTINGS

Note 1: Optimal boost settings should be determined on an application-by-application basis to account for variations in channel type, loss characteristics, and encoding schemes. The settings in Table 9 are presented as guidelines to be used as a starting point for application-specific optimization.

REGISTER DESCRIPTION

The QLx4600-SL30's internal registers are listed in Table 10. Register 1 determines whether the CP pins or register values 2 through 21 are used to set the boost level. When this register is set, the QLx4600-SL30 uses registers 2-6, 7-11, 12-16, and 17-21 to set the boost level of equalizers 1, 2, 3, and 4. When register 1 is not set, the CP pins are used to determine the boost level for each equalizer channel. The use of five registers for each equalizer channel allows all 32 boost levels as candidate boost levels.

Register	Equalizer Channel	Description
1	1-4	CP control override – Use registers 2 through 21 (rather than CP pins) to establish the boost levels when this bit is set.
2	1	Equalizer setting bit 0 (LSB).
3		Equalizer setting bit 1.
4		Equalizer setting bit 2.
5		Equalizer setting bit 3.
6		Equalizer setting bit 4 (MSB).
7	2	Equalizer setting bit 0 (LSB).
8		Equalizer setting bit 1.
9		Equalizer setting bit 2.
10		Equalizer setting bit 3.
11		Equalizer setting bit 4 (MSB).
12	3	Equalizer setting bit 0 (LSB).
13		Equalizer setting bit 1.
14		Equalizer setting bit 2.
15		Equalizer setting bit 3.
16		Equalizer setting bit 4 (MSB).
17	4	Equalizer setting bit 0 (LSB).
18		Equalizer setting bit 1.
19		Equalizer setting bit 2.
20		Equalizer setting bit 3.
21		Equalizer setting bit 4 (MSB).

TABLE 10: DESCRIPTION OF INTERNAL SERIAL REGISTERS

SERIAL BUS PROGRAMMING

Pins 16 (DI), 45 (ENB), and 46 (CLK) are used to program the registers inside the QLx4600-SL30. Figure 12 shows an exemplary timing diagram for the signals on these pins. The serial bus can be used to program a single QLx4600-SL30 according to the following steps:

1. The ENB pin is pulled 'LOW'.
 - While this pin is 'LOW', the data input on DI are read into registers but not yet latched.
 - A setup time of t_{SCK} is needed between ENB going 'LOW' and the first rising clock edge.
2. At least 21 values are read from DI on the rising edge of the CLK signal.
 - If more than 21 values are passed in, then only the last 21 values are kept in a FIFO fashion.
 - The data on DI should start by sending the value destined for register 21 and finish by sending the value destined for register 1.
 - A range of clock frequencies can be used. A typical rate is 10MHz. The clock should not exceed 20MHz.
 - Setup (t_{SDI}) and hold (t_{HDI}) times are needed around the rising clock edge.
3. The ENB pin is pulled 'HIGH' and the contents of the registers are latched and take effect.
 - After clocking in the last data bit, an additional t_{HEN} should elapse before pulling the ENB signal 'HIGH'.
 - After completing these steps, the new values will affect within t_D .




FIGURE 12: TIMING DIAGRAM FOR PROGRAMMING THE INTERNAL REGISTERS OF THE QLx4600-SL30

PROGRAMMING MULTIPLE QLx4600-SL30 DEVICES

The serial bus interface provides a simple means of setting the equalizer boost levels with a minimal amount of board circuitry. Many of the serial interface signals can be shared among the QLx4600-SL30 devices on a board and two options are presented in this section. The first uses common clock and serial data signals along with separate ENB signals to select which QLx4600-SL30 accepts the programmed changes. The second method uses a common ENB signal as the serial data is carried-over from one QLx4600-SL30 to the next.

SEPARATE ENB SIGNALS

Multiple QLx4600-SL30 devices can be programmed from a common serial data stream as shown in Figure 13. Here, each QLx4600-SL30 is provided its own ENB signal, and only one of these ENB signals is pulled 'LOW', and hence accepting the register data, at a time. In this situation, the programming of each equalizer follows the steps outlined in Figure 14.




FIGURE 13: SERIAL BUS PROGRAMMING MULTIPLE QLx4600-SL30 DEVICES USING SEPARATE ENB SIGNALS

DI/DO CARRYOVER

The DO pin (pin 17) can be used to daisy-chain the serial bus among multiple QLx4600-SL30 chips. The DO pin outputs the overflow data from the DI pin. Specifically, as data is pipelined into a QLx4600-SL30, it proceeds according to the following flow. First, a bit goes into shadow register 1. Then, with each clock cycle, it shifts over into subsequent higher numbered registers. After shifting into register 21, it is output on the DO pin on the same clock cycle. Thus, the DO signal is equal to the DI signal, but delayed by 20 clock cycles. The timing diagram for the DO pin is shown in Figure 12 where the first 20 bits output from the DO are indefinite and subsequent bits are the data fed into the DI pin. The delay between the rising clock edge and the data transition is t_{cQ} .




FIGURE 14: TIMING DIAGRAM FOR DI/DO CARRYOVER

A diagram for programming multiple QLx4600-SL30s is shown in Figure 15. It is noted that the board layout should ensure that the additional clock delay experienced between subsequent QLx4600-SL30s should be no more than the minimum value of t_{CQ} , i.e. 12ns.




FIGURE 15: SERIAL BUS PROGRAMMING MULTIPLE QLx4600-SL30 DEVICES USING DI/DO CARRYOVER




FIGURE 16: TIMING DIAGRAM FOR PROGRAMMING MULTIPLE QLx4600-SL30 DEVICES USING DI/DO CARRYOVER

DETECTION THERESHOLD (DT) PIN FUNCTIONALITY

The QLx4600-SL30 is capable of maintaining periods of line silence on any of its four channels by monitoring each channel for loss of signal (LOS) conditions and subsequently muting the outputs of a respective channel when such a condition is detected. A reference current applied to the detection threshold (DT) pin is used to set the LOS threshold of the internal signal detection circuitry. Current control on the DT pin is done via one or two external resistors. Nominally, both a pull up and pull down resistor are tied to the DT pin (figure 17a), but if adequate control of the supply voltage is maintained to within $\pm 3\%$ of 1.2V, then a simple pull down resistor is adequate (as in figure 17b). Resistors used should be at least 1/16W, with $\pm 1\%$ precision.




FIGURE 17a




FIGURE 17b




FIGURE 17c

The internal bias point of the DT pin, nominally 1.05V, is used in conjunction with the voltage divider (R1 and R2) shown in Figure 17a to set the reference current on the DT pin.

Case 1: Channels with less than or equal to 25dB loss at 2.5GHz (1 – 6Gb/s):

For signals transmitted on channels having less than or equal to 25dB of loss at 2.5GHz, the optimal DT reference current is 0 μ A. This optimal reference current may be achieved by either leaving the DT pin floating, or tying the DT pin to ground (GND) with a 10M Ohm resistor

Case 2: Channels with greater 25dB loss at 2.5GHz (1 – 6Gb/s):

For channels exhibiting more than 25dB of total loss (this includes cable or FR-4 loss) the DT pin should be configured for a reference sink current (coming out of the DT pin) of approximately 2 μ A. A typical configuration for a 2 μ A sink current is given in Figure 17c. If the configuration in Figure 17b is utilized, a 525k Ohm resistor would be used.

TYPICAL APPLICATION REFERENCE DESIGNS

Figures 18 and 19 (this page and next) show reference design schematics for a QLx4600-SL30 evaluation board with an SMA connector interface. Figure 18 shows the schematic for the case when the equalizer boost level is set via the CP pins. Figure 19 shows the schematic for the case when the level is set via the serial bus interface.




FIGURE 18: APPLICATION CIRCUIT FOR THE QLx4600-SL30 EVALUATION BOARD USING THE CONTROL PINS FOR SETTING THE EQUALIZER COMPENSATION LEVEL

TYPICAL APPLICATION REFERENCE DESIGNS




FIGURE 19: APPLICATION CIRCUIT FOR THE QLx4600-SL30 EVALUATION BOARD USING THE SERIAL BUS INTERFACE FOR SETTING THE EQUALIZER COMPENSATION LEVEL

BOARD FOOTPRINT – QLx4600-SL30




FIGURE 20: RECOMMENDED SOLDER PAD LAYOUT

Note 1: All dimensions are in mm

Note 2: Recommended pad finish: Immersion gold 0.5µm or less

Note 3: Ground/thermal vias finished PTH diameter: 0.33mm maximum (4 places)

Note 4: Solder stencil for Ground Pad recommended to be cross-hatch pattern covering no more than 50% of the Ground Pad area

PACKAGE OUTLINE QFN – 4mm x 7mm





FIGURE 21: QFN PACKAGING OUTLINE

PART MARKING INFORMATION



Notes:


123456 = wafer lot number


ZWWYY: Z = supplier code (A=ASECL, M= Millennium Micro Technology)

WW = work week of assembly

YY = year of assembly

TAPE AND REEL INFORMATION





$Ao = 4.20 \pm 0.1$
 $Bo = 7.30 \pm 0.1$
 $Ko = 2.25 \pm 0.1$

NOTES

1. 10 sprocket hole pitch cumulative tolerance ± 0.2 mm
2. Camber not to exceed 1mm in 100mm
3. Material: Static dissipative styrenic alloy
4. Ao and Bo measured from a plane 0.3mm above the bottom of the pocket
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier
6. Pocket position relative to the sprocket hole measured as true position of pocket, not the pocket hole

Argosy Carrier Tape

All Dimensions are in Millimeters

P/N: PPS2702-1-F3 SCP

Item # 7031

Date:

Drawing By:

Drawing #:

Rev.

06/03/05

MF

D-73-01-351

A



FIGURE 22: TAPE AND REEL INFORMATION

ABOUT Q:ACTIVE®

Quellan has long realized that to enable the complex server clusters of next generation datacenters, it is critical to manage the signal integrity issues of electrical interconnects. To address this, Quellan has developed its groundbreaking Q:ACTIVE® product line. By integrating its analog ICs inside cabling interconnects, Quellan is able to achieve unsurpassed improvements in reach, power consumption, latency, and cable gauge size as well as increased airflow in tomorrow's datacenters. This new technology transforms passive cabling into intelligent "roadways" that yield lower operating expenses and capital expenditures for the expanding datacenter.



Quellan Lane Extenders allow greater reach over existing cabling while reducing the need for thicker cables. This significantly reduces cable weight and clutter, increases airflow, and improves power consumption.



QLX™
LANE EXTENDERS

ABOUT QUELLAN

Quellan specializes in analog components that improve the performance and functionality of electronic equipment. By removing channel impairments and interference noise, Quellan achieves dramatic improvements in high-speed channel performance across multiple industry segments, thus greatly enhancing the functionality of end-user applications.

Quellan is based in Santa Clara, California with additional sales and engineering centers in Atlanta, Georgia and Tokyo, Japan.

For more information, please call (408) 774-0084 or visit our website at: www.quellan.com



Quellan, Inc. Headquarters
2880 LAKESIDE DRIVE
SUITE 250
SANTA CLARA, CA 95054
OFFICE: (408) 774.0084
FAX: (408) 774.0085

Quellan Atlanta
75 FIFTH STREET NW
SUITE 210
ATLANTA, GA 30308
OFFICE: (404) 817.7677
FAX: (404) 817.7731

Quellan Japan
503 BUREX, 2-7-14
KYOBASHI, CHUO-KU,
TOKYO, JAPAN 104-0031
OFFICE: +81 3.5524.3052
FAX: +81 3.5524.3053