

Dual 4.25 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization

General Description

The DS42MB200 is a dual signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy applications. Signal conditioning features include input equalization and programmable output pre-emphasis that enable data communication in FR4 backplanes up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have 4 selectable steps of pre-emphasis to compensate for transmission losses from long FR4 backplanes and reduce deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100 Ω differential terminating resistors. All driver outputs are internally terminated with 50 Ω to V_{CC}.

Features


- 1-4.25 Gbps fully differential data paths
- Fixed input equalization
- Programmable output pre-emphasis
- Independent switch and line side pre-emphasis controls

March 2, 2009

- Programmable switch-side loopback mode
- On-chip terminations
- +3.3V supply
- ESD rating HBM 6 kV
- Lead-less LLP-48 package (7mmx7mmx0.8mm, 0.5mm pitch)
- -40°C to +85°C operating temperature range

Applications


- Backplane driver or cable driver
- Redundancy and signal conditioning applications
- XAUI




Functional Block Diagram

© 2009 National Semiconductor Corporation 201786

Simplified Block Diagram





3

Pin Descriptions

Pin Name	Pin Number	I/O	Description
LINE SIDE H	IGH SPEED D	IFFER	ENTIAL IO's
LI_0+	6	I	Inverting and non-inverting differential inputs of port_0 at the line side. LI_0+ and LI_0- have an
LI_0-	7		internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .
LO_0+	33	0	Inverting and non-inverting differential outputs of port_0 at the line side. LO_0+ and LO_0- have
LO_0-	34		an internal 50 Ω connected to V _{CC} .
LI_1+	30	I	Inverting and non-inverting differential inputs of port_1 at the line side. LI_1+ and LI_1- have an
_ LI_1–	31		internal 50 Ω connected to an internal reference voltage. See Figure 6.
LO_1+	9	0	Inverting and non-inverting differential outputs of port_1 at the line side. LO_1+ and LO_1- have
LO_1-	10		an internal 50 Ω connected to V _{CC} .
	F HIGH SPEF		FERENTIAL IO's
SOA_0+	46	0	Inverting and non-inverting differential outputs of mux_0 at the switch_A side. SOA_0+ and SOA_0
SOA_0-	45	Ŭ	- have an internal 50 Ω connected to V _{CC} .
SOB_0+	4	0	Inverting and non-inverting differential outputs of mux_0 at the switch_B side. SOB_0+ and SOB_0
SOB_0+ SOB_0-	3	0	- have an internal 50 Ω connected to V _{CC} .
SIA_0+ SIA_0–	40 39	I	Inverting and non-inverting differential inputs to the mux_0 at the switch_A side. SIA_0+ and SIA_0
			- have an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .
SIB_0+	43 42	I	Inverting and non-inverting differential inputs to the mux_0 at the switch_B side. SIB_0+ and SIB_0
SIB_0-			- have an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .
SOA_1+	22	0	Inverting and non-inverting differential outputs of mux_1 at the switch_A side. SOA_1+ and SOA_1
SOA_1-	21		– have an internal 50 Ω connected to V _{CC} .
SOB_1+	28	0	Inverting and non-inverting differential outputs of mux_1 at the switch_B side. SOB_1+ and SOB_1
SOB_1-	27		– have an internal 50 Ω connected to V _{CC} .
SIA_1+	16	I	Inverting and non-inverting differential inputs to the mux_1 at the switch_A side. SIA_1+ and SIA_1
SIA_1-	15		– have an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .
SIB_1+	19	I	Inverting and non-inverting differential inputs to the mux_1 at the switch_B side. SIB_1+ and SIB_1
SIB_1-	18		– have an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .
CONTROL (3	3.3V LVCMOS)	
MUX_S0	37	I	A logic low at MUX_S0 selects mux_0 to switch B. MUX_S0 is internally pulled high. Default state for mux_0 is switch A.
MUX_S1	13	Ι	A logic low at MUX_S1 selects mux_1 to switch B. MUX_S1 is internally pulled high. Default state
			for mux_1 is switch A.
PREL_0	12	I	PREL_0 and PREL_1 select the output pre-emphasis of the line side drivers (LO_0± and LO_1±).
PREL_1	1		PREL_0 and PREL_1 are internally pulled high. See <i>Table 3</i> for line side pre-emphasis levels.
PRES_0	36	I	PRES_0 and PRES_1 select the output pre-emphasis of the switch side drivers (SOA_0±, SOB_0
PRES_1	25		±, SOA_1± and SOB_1±). PRES_0 and PRES_1 are internally pulled high. See <i>Table 4</i> for switch
			side pre-emphasis levels.
LB0A	47	I	A logic low at LB0A enables the internal loopback path from SIA_0± to SOA_0±. LB0A is internally
			pulled high.
LB0B	48	I	A logic low at LB0B enables the internal loopback path from SIB_0± to SOB_0±. LB0B is internally
			pulled high.
LB1A	23	I	A logic low at LB1A enables the internal loopback path from SIA_1± to SOA_1±. LB1A is internally pulled high.
LB1B	24	I	A logic low at LB1B enables the internal loopback path from SIB_1± to SOB_1±. LB1B is internally
			pulled high.
RSV	26	I	Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND
			through an external pull-down resistor.

Pin Name	Pin Number	I/O	Description
POWER	•		
V _{CC}	2, 8, 14, 20, 29, 35, 38, 44	Ρ	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3.3V \pm 5\%. \\ \mbox{Each } V_{CC} \mbox{ pin should be connected to the } V_{CC} \mbox{ plane through a low inductance path, typically with a via located as close as possible to the landing pad of the } V_{CC} \mbox{ pin.} \\ \mbox{It is recommended to have a 0.01 } \mu\mbox{F or 0.1 } \mu\mbox{F, X7R, size-0402 bypass capacitor from each } V_{CC} \\ \mbox{ pin to ground plane.} \end{array}$
GND	5, 11, 17, 32, 41	Ρ	Ground reference. Each ground pin should be connected to the ground plane through a low inductance path, typically with a via located as close as possible to the landing pad of the GND pin.
GND	DAP	Ρ	Die Attach Pad (DAP) is the metal contact at the bottom side, located at the center of the LLP-48 package. It should be connected to the GND plane with at least 4 via to lower the ground impedance and improve the thermal performance of the package.

Note: I = Input, O = Output, P = Power

Functional Description

The DS42MB200 is a signal conditioning 2:1 multiplexer and a 1:2 buffer designed to support port redundancy up to 4.25 Gbps. Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB of transmission loss from a short backplane trace (about 10 inches backplane). The output driver has pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane, and minimize the deterministic iitter caused by the amplitude disparity. The DS42MB200 provides 4 steps of user-selectable pre-emphasis ranging from 0, -3, -6 and -9 dB to handle different lengths of backplane. Figure 1 shows a driver preemphasis waveform. The pre-emphasis duration is 200ps nominal, corresponds to 0.8 bit-width at 4 Gbps. The pre-emphasis levels of switch-side and line-side can be individually programmed.

The high speed inputs are self-biased to about 1.5V and are designed for AC coupling allowing the DS42MB200 to be directly inserted into the datapath without any limitation. The ideal AC coupling capacitor value is often based on the lowest frequency component embedded within the serial link. A typical AC coupling capacitor value ranges between 100 and 1000nF, some specifications with scrambled data may require a larger coupling capacitor for optimal performance. To reduce unwanted parasitics around and within the AC coupling capacitor, a body size of 0402 is recommended. *Figure 5* shows the AC coupling capacitor placement in an AC test circuit. The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL and CML. See *Figure 6* for details.

TABLE 1. LOGIC TABLE FOR MULTIPLEX CONTROLS

MUX_S0	Mux Function		
0	MUX_0 select switch_B input, SIB_0±.		
1 (default)	MUX_0 select switch_A input, SIA_0±.		
MUX_S1	Mux Function		
0	MUX_1 select switch_B input, SIB_1±.		
1 (default)	MUX_1 select switch_A input, SIA_0±.		

TABLE 2. LOGIC TABLE FOR LOOPBACK Controls


LB0A	Loopback Function
0	Enable loopback from SIA_0± to SOA_0±.
1 (default)	Normal mode. Loopback disabled.
LB0B	Loopback Function
0	Enable loopback from SIB_0± to SOB_0±.
1 (default)	Normal mode. Loopback disabled.
LB1A	Loopback Function
0	Enable loopback from SIA_1± to SOA_1±.
1 (default)	Normal mode. Loopback disabled.
LB1B	Loopback Function
0	Enable loopback from SIB_1± to SOB_1±.
1 (default)	Normal mode. Loopback disabled.

TABLE 3. LINE-SIDE PRE-EMPHASIS CONTROLS

PreL_[1:0]	Pre-Emphasis Level in mV _{PP} (VODB)	De-Emphasis Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 board trace
0 0	1200	1200	0	10 inches
0 1	1200	850	-3	20 inches
10	1200	600	-6	30 inches
1 1 (default)	1200	426	-9	40 inches

TABLE 4. SWITCH-SIDE PRE-EMPHASIS CONTROLS

PreS_[1:0]	Pre-Emphasis Level in mV _{PP} (VODB)	De-Emphasis Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 board trace
0 0	1200	1200	0	10 inches
0 1	1200	850	-3	20 inches
10	1200	600	-6	30 inches
1 1 (default)	1200	426	-9	40 inches
(default)				





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Thermal Resistance, $\theta_{JC-bottom}$	5.8°C/W
Thermal Resistance, Φ_{JB}	18.2°C/W
ESD Rating HBM, 1.5 kΩ, 100 pF	6 kV
ESD Rating Machine Model	250V

Supply Voltage (V _{CC})	-0.3V to 4V
CMOS/TTL Input Voltage	–0.3V to
	(V _{CC} +0.3V)
CML Input/Output Voltage	–0.3V to
	(V _{CC} +0.3V)
Junction Temperature	+125°C
Storage Temperature	–65°C to +150°C
Lead Temperature	
Soldering, 4 sec	+260°C
Thermal Resistance, θ_{JA}	33.7°C/W
Thermal Resistance, θ_{JC-top}	20.7°C/W

Recommended Operating Ratings

	Min	Тур	Max	Units
Supply Voltage (V _{CC} -GND)	3.135	3.3	3.465	V
Supply Noise Amplitude 10 Hz to 2 GHz			20	mV_{PP}
Ambient Temperature	-40		85	°C
Case Temperature			100	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
LVCMOS [OC SPECIFICATIONS					
V _{IH}	High Level Input Voltage		2.0		V _{CC} +0.3	v
V _{IL}	Low Level Input Voltage		-0.3		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{CC}$	-10		10	μA
I _{IL}	Low Level Input Current	V _{IN} = GND	75	94	124	μA
R _{PU}	Pull-High Resistance			35		kΩ
RECEIVER	SPECIFICATIONS					
V _{ID}	Differential Input Voltage Range	AC Coupled Differential Signal Below 1.25 Gbps At 1.25 Gbps–3.125 Gbps Above 3.125 Gbps This parameter is not production tested.	100 100 100		1750 1560 1200	mV _{P-P} mV _{P-P} mV _{P-P}
V _{ICM}	Common Mode Voltage at Receiver Inputs	Measured at receiver inputs reference to ground.		1.3		V
R _{ITD}	Input Differential Termination	On-chip differential termination between IN+ or IN 	84	100	116	Ω
DRIVER S	PECIFICATIONS				· · · · · · · · · · · · · · · · · · ·	
VODB	Output Differential Voltage Swing without Pre-Emphasis	$R_L = 100\Omega \pm 1\%$ $PRES_1=PRES_0=0$ $PREL_1=PREL_0=0$ Driver pre-emphasis disabled. Running K28.7 pattern at 4.25 Gbps. See <i>Figure 5</i> for test circuit.	1000	1200	1400	mV _{P-P}

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _{PE}	Output Pre-Emphasis Voltage Ratio 20*log(VODPE/VODB)	$R_{L} = 100\Omega \pm 1\%$ Running K28.7 pattern at 4.25 Gbps $PREx_{1:0}=00$ $PREx_{1:0}=01$ $PREx_{1:0}=10$ $PREx_{1:0}=11$ x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See Figure 1 on waveform. See Figure 5 for test circuit.		0 -3 -6 -9		dB dB dB dB
t _{PE}	Pre-Emphasis Width (Note 8)	Tested at -9 dB pre-emphasis level, PREx[1:0]=11 x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See <i>Figure 4</i> on measurement condition.	125	200	250	ps
R _{OTSE}	Output Termination	On-chip termination from OUT+ or OUT- to V _{CC}	42	50	58	Ω
R _{OTD}	Output Differential Termination	On-chip differential termination between OUT+ and OUT-		100		Ω
ΔR _{OTSE}	Mis-Match in Output Termination Resistors	Mis-match in output terminations at OUT+ and OUT -			5	%
V _{OCM}	Output Common Mode Voltage		2.4		2.9	V
POWER D	SSIPATION			-		
P _D	Power Dissipation	$V_{DD} = 3.465V$ All outputs terminated by $100\Omega \pm 1\%$. PREL_[1:0]=0, PRES_[1:0]=0 Running PRBS 2 ⁷ -1 pattern at 4.25 Gbps			1	w
AC CHAR	ACTERISTICS					
t _R	Differential Low to High Transition Time	Measured with a clock-like pattern at 100 MHz, between 20% and 80% of the differential output		80		ps
t _F	Differential High to Low Transition Time	voltage. Pre-emphasis disabled. Transition time is measured with fixture as shown in <i>Figure 5</i> , adjusted to reflect the transition time at the output pins.		80		ps
t _{PLH}	Differential Low to High Propagation Delay	Measured at 50% differential voltage from input to output.		0.5	2	ns
t _{PHL}	Differential High to Low Propagation Delay			0.5	2	ns
t _{SKP}	Pulse Skew (Note 8)	It _{PHL} t _{PLH} I			20	ps
t _{sko}	Output Skew (Notes 7, 8)	Difference in propagation delay among data paths in the same device.			200	ps
t _{SKPP}	Part-to-Part Skew (Note 8)	Difference in propagation delay between the same output from devices operating under identical condition.			500	ps
t _{SM}	Mux Switch Time	Measured from V_{IH} or V_{IL} of the mux-control or loopback control to 50% of the valid differential output.		1.8	6	ns
RJ	Device Random Jitter (Notes 5, 8)	See <i>Figure 5</i> for test circuit. Alternating-1-0 pattern. Pre-emphasis disabled. At 1.25 Gbps At 4.25 Gbps			2 2	psrms psrms

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
DJ	Device Deterministic Jitter (Notes 6, 8)	See <i>Figure 5</i> for test circuit. Pre-emphasis disabled. At 4.25 Gbps, PRBS7 pattern for DS42MB200@ – 40° to 85°C			35	pspp
DR _{MAX}	Maximum Data Rate (Note 8)	Tested with alternating-1-0 pattern	4.25			Gbps

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Typical parameters measured at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$. They are for reference purposes and are not production-tested.

Note 3: IN+ and IN- are generic names refer to one of the many pairs of complimentary inputs of the DS42MB200. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS42MB200. Differential input voltage V_{ID} is defined as IIN+-IN-I. Differential output voltage V_{OD} is defined as IOUT+-OUT-I.

Note 4: K28.7 pattern is a 10-bit repeating pattern of K28.7 code group {001111 1000}

K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups {110000 0101 001111 1010}


Note 5: Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation $sqrt(RJ_{OUT}^2 - RJ_{IN}^2)$, where RJ_{OUT} is the random jitter measured at the output of the device in psrms, RJ_{IN} is the random jitter of the pattern generator driving the device.

Note 6: Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation $(DJ_{OUT}-DJ_{IN})$, where DJ_{OUT} is the peak-to-peak deterministic jitter measured at the output of the device in pspp, DJ_{IN} is the peak-to-peak deterministic jitter of the pattern generator driving the device.

Note 7: t_{SKO} is the magnitude difference in the propagation delays among data paths between switch A and switch B of the same port and similar data paths between port 0 and port 1. An example is the output skew among data paths from SIA_0± to LO_0±, SIB_0± to LO_0±, SIA_1± to LO_1± and SIB_1± to LO_1±. Another example is the output skew among data paths from LI_0± to SOA_0±, LI_0± to SOB_0±, LI_1± to SOA_1± and LI_1± to SOB_1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths between port 0 and port 1. An example is the output skew among data paths SIA_0± to SOA_0±, SIA_1± to SOA_1± and SIB_1± to SOA_1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths between port 0 and port 1. An example is the output skew among data paths SIA_0± to SOA_0±, SIB_0± to SOB_0±, SIA_1± to SOA_1± and SIB_1± to SOB_1±.


Note 8: Guaranteed by desigh and characterization using statistical analysis.

Timing Diagrams



9







Applications Information


The DS42MB200 input equalizer provides equalization to compensate about 5 dB of transmission loss from a short backplane transmission line. For characterization purposes, a 25-inch FR4 coupled micro-strip board trace is used in place


of the short backplane link. The 25-inch microstrip board trace has approximately 5 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the transmission loss of the short backplane transmission line. The 25-inch microstrip is connected between the pattern generator and the differential inputs of the DS42MB200 for AC measurements.


DS42MB200











Notes

DS42MB200

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com