

2.5 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-**Emphasis and Receive Equalization**

General Description


The DS25MB100 is a signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy or cable driving applications. Signal conditioning features include input equalization and programmable output Pre-emphasis that enable data communication in FR4 backplane up to 2.5 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces. All output drivers have four selectable levels of Pre-emphasis to compensate for transmission losses from long FR4 backplane or cable attenuation reducing deterministic jitter. The Pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with 100Ω differential terminating resistors. All driver outputs are internally terminated with 50 Ω to V_{CC}.

Features

- 2:1 multiplexer and 1:2 buffer
- 0.25-2.5 Gbps fully differential data paths
- Fixed input equalization
- Programmable output Pre-emphasis
- Independent Pre-emphasis controls
- Programmable loopback modes
- On-chip terminations
- HBM ESD rating 6 kV on all pins
- +3.3V supply
- Low power, 0.45 W typical
- Lead-less LLP-36 package
- -40°C to +85°C operating temperature range

Applications

- Backplane or cable driver
- Redundancy and signal conditioning applications
- CPRI/OBSAI




© 2009 National Semiconductor Corporation 202089

www.national.com

qualization S25MB100 2.5 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive

February 24, 2009

Simplified Block Diagram



www.national.com

2

1111+			Inverting and non-inverting differential inputs at the line side. IN+ and IN- have an internal 5002		
IN–	34		connected to an internal reference voltage. See Figure 6.		
OUT+	30	0	Inverting and non-inverting differential outputs at the line side. OUT+ and OUT- have an internal		
OUT-	31		50Ω connected to V_{CC} .		
SWITCH SID	E HIGH SPEED	DIFF	ERENTIAL IO'S		
OUT0+	3	0	Inverting and non-inverting differential outputs at the switch side. OUT0+ and OUT0- have an		
OUT0-	4		internal 50 Ω connected to V _{CC} .		
OUT1+	22	0	Inverting and non-inverting differential outputs at the switch side. OUT1+ and OUT1- have an		
OUT1-	21		internal 50 Ω connected to V _{CC} .		
IN0+	6	1	Inverting and non-inverting differential inputs to the mux at the switch side. IN0+ and IN0- have		
INO-	7		an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .		
IN1+	25	I	Inverting and non-inverting differential inputs to the mux at the switch side. IN1+ and IN1- have		
IN1–	24		an internal 50 Ω connected to an internal reference voltage. See <i>Figure 6</i> .		
CONTROL (3	3.3V LVCMOS)				
MUX	19	Ι	A logic low at MUX selects IN1±. MUX is internally pulled high. Default state for MUX is IN0±.		
EQL	11	I	A logic low enables the input equalizer on the line side. EQL is internally pulled high. Default is with EQ disabled.		
EQS	36	I	A logic low enables the input equalizer on the switch side. EQS is internally pulled high. Default is with EQ disabled.		
DEL_0	18	1	DEL_0 and DEL_1 select the output Pre-emphasis of the line side drivers (OUT±).		
DEL_1	27		DEL_0 and DEL_1 are internally pulled high.		
DES_0	10	Ι	DES_0 and DES_1 select the output Pre-emphasis of the switch side drivers (OUT0±, OUT1±).		
DES_1	1		DES_0 and DES_1 are internally pulled high.		
LB0	28		A logic low at LB0 enables the internal loopback path from IN0± to OUT0±. LB0 is internally pulled high.		
LB1	26	I	A logic low at LB1 enables the internal loopback path from $IN1 \pm to OUT1 \pm LB1$ is internally pulled high.		
RSV	17	I	Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND through an external pull-down resistor.		
POWER	•				
V _{cc}	5, 13, 15, 23,	Р	$V_{CC} = 3.3V \pm 5\%.$		
	32		Each V_{CC} pin should be connected to the V_{CC} plane through a low inductance path, typically with		
			a via located as close as possible to the landing pad of the V _{CC} pin. It is recommended to have a 0.01 μ F or 0.1 μ F, X7R, size-0402 bypass capacitor from each V _{CC} pin to ground plane.		
GND	2, 8, 9, 12,	Р	Ground reference. Each ground pin should be connected to the ground plane through a low		
	14, 16, 20,		inductance path, typically with a via located as close as possible to the landing pad of the GND		
	29, 35		pin.		
GND	DAP	Р	DAP is the metal contact at the bottom side, located at the center of the LLP package. It should be connected to the GND plane with at least 16 via to lower the ground impedance and improve the thermal performance of the package.		
			the thermal performance of the package.		

Description

Inverting and non-inverting differential inputs at the line side. IN+ and IN– have an internal 50Ω

Note: I = Input, O = Output, P = Power

Pin Descriptions

Pin Name

IN+

Pin Number

33

LINE SIDE HIGH SPEED DIFFERENTIAL IO's

I/O

I

Note: All CML Inputs or Outputs must be AC coupled.

Connection Diagram

GND OUT OUT GND EQS 200 LBO ź ż 36 35 34 28 DES 1 27 DEL_1 26 LB1 GND OUT0+ 25 IN1+ OUT0-24 IN1-LLP-36 VCC 23 VCC DAP = GNDIN0+ OUT1+ 22 6 Top View Shown 21 IN0-OUT1-20 GND GND 19 MUX GND 9 18 10 DEL_0 GND GND GND DES 0 00 RSV 202 EQL

> Order Number DS25MB100TSQ See NS Package Number SQA36A

Functional Description

The DS25MB100 is a signal conditioning 2:1 multiplexer and a 1:2 buffer designed to support port redundancy up to 2.5 Gbps. The high speed inputs are self-biased to about 1.3V and are designed for AC coupling. The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL and CML. The DS25MB100 is not designed to operate with data rates below 250 Mbps or with a DC bias applied to the CML inputs or outputs. Most high speed links are encoded for DC balance and have been defined to include AC coupling capacitors allowing the DS25MB100 to be directly inserted into the datapath without any limitation. The ideal AC coupling capacitor value is often based on the lowest frequency component embedded within the serial link. A typical AC coupling capacitor value ranges between 100 and 1000nF, some specifications with scrambled data may require a larger capacitor for optimal performance. To reduce unwanted parasitics around and within the AC coupling capacitor, a body size of 0402 is recommended. Figure 5 shows the AC coupling capacitor placement in an AC test circuit.

Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB of transmission loss from a short backplane trace (about 10 inches backplane). The output driver has Pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane, and minimize the deterministic jitter caused by the amplitude disparity. The DS25MB100 provides four steps of user-selectable Pre-emphasis ranging from 0, -3, -6 and -9 dB to handle different lengths of backplane. *Figure 1* shows a driver Pre-emphasis waveform. The Pre-emphasis duration is 188ps nominal, corresponds to 0.47 bit-width at 2.5 Gbps. The Pre-emphasis levels of switch-side and line-side can be individually programmed.

20208903

TABLE 1. Logic Table For Multiplex Controls

MUX	Mux Function
0	MUX select switch input, IN1±.
1	MUX select switch input, IN0±.
(default)	

TABLE 2. Logic Table For Loopback Controls

LB0	Loopback Function			
0	Enable loopback from IN0± to OUT0±.			
1	Normal mode. Loopback disabled.			
(default)				
LB1	Loopback Function			
0	Enable loopback from IN1± to OUT1±.			
1	Normal mode. Loopback disabled.			


TABLE 3. Line-Side Pre-Emphasis Controls

DEL_[1:0]	Pre-Emphasis Level in mV _{PP} (VODB)	Pre-Emphasis Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
00	1300	1300	0	10 inches
01	1300	920	-3	20 inches
10	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches
	TAB	LE 4. Switch-Side Pre-E	mphasis Controls	
	Pre-Emphasis	Pre-Emphasis		

DES_[1:0]	Level in mV _{PP} (VODB)	Level in mV _{PP} (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
10	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches

TABLE 5. EQ Controls For Line And Switch Sides

EQL or EQS	Equalizer Function
0	Enable equalization.
1 (default)	Normal mode. Equalization disabled.





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-0.3V to 4V
-0.3V to
(V _{CC} +0.3V)
-0.3V to
(V _{CC} +0.3V)
+150°C
-65°C to +150°C
+260°C
26.2°C/W
3.3°C/W

Thermal Resistance, Φ_{JB}	11.1°C/W
ESD Rating (Note 10)	
HBM, 1.5 kΩ, 100 pF	6 kV
CDM	1.25 kV
MM	350V

Recommended Operating Ratings

	Min	Тур	Мах	Units
Supply Voltage (V _{CC} -GND)	3.135	3.3	3.465	V
Supply Noise Amplitude 10 Hz to 2 GHz			100	mV_{PP}
Ambient Temperature	-40		85	°C
Case Temperature			100	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
LVCMOS	DC SPECIFICATIONS					
V _{IH}	High Level Input Voltage		2.0		V _{CC} +0.3	V
V _{IL}	Low Level Input Voltage		-0.3		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = V_{CC}$	-10		10	μA
I _{IL}	Low Level Input Current	V _{IN} = GND	75	94	124	μA
R _{PU}	Pull-High Resistance			35		kΩ
RECEIVE	R SPECIFICATIONS		1			
V _{ID}	Differential Input Voltage Range (Note 9)	AC Coupled Differential Signal Below 1.25 Gbps Above 1.25 Gbps This parameter is not tested at production	100 100		1750 1560	mV _{P-P} mV _{P-P}
V _{ICM}	Common Mode Voltage at Receiver Inputs	Measured at receiver inputs reference to ground		1.3		v
R _{ITD}	Input Differential Termination (Note 3)	On-chip differential termination between IN+ or IN-	84	100	116	Ω
DRIVER S	SPECIFICATIONS			•		
V _{ODB}	Output Differential Voltage Swing without Pre-Emphasis (Note 4)	$R_L = 100\Omega \pm 1\%$ DES_1=DES_0=0 DEL_1=DEL_0=0 Driver Pre-emphasis disabled Running K28.7 pattern at 2.5 Gbps See <i>Figure 5</i> for test circuit.	1100	1300	1500	mV _{P-P}
V _{PE}	Output Pre-Emphasis Voltage Ratio 20*log(VODPE/VODB)	$\begin{split} &R_{L} = 100\Omega \pm 1\% \\ &Running K28.7 pattern at 2.5 Gbps \\ &DEx_{[1:0]=00} \\ &DEx_{[1:0]=01} \\ &DEx_{[1:0]=10} \\ &DEx_{[1:0]=11} \\ &x=S for switch side Pre-emphasis control \\ &x=L for line side Pre-emphasis control \\ &See \ Figure \ 1 on waveform. \\ &See \ Figure \ 5 for test circuit. \end{split}$		0 -3 -6 -9		dB dB dB dB

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
T _{PE}	Pre-Emphasis Width	Tested at –9 dB Pre-emphasis level, DEx[1:0]=11 x=S for switch side Pre-emphasis control x=L for line side Pre-emphasis control See <i>Figure 4</i> on measurement condition.	125	188	250	ps
R _{OTSE}	Output Termination (Note 3)	On-chip termination from OUT+ or OUT- to V _{CC}		50	58	Ω
R _{otd}	Output Differential Termination	On-chip differential termination between OUT+ and OUT-		100		Ω
∆R _{otse}	Mis-Match in Output Termination Resistors	Mis-match in output terminations at OUT+ and OUT-			5	%
V _{OCM}	Output Common Mode Voltage			2.7		v
OWER	DISSIPATION					
P _D	Power Dissipation	$V_{DD} = 3.3V @ 25^{\circ}C$ All outputs terminated by $100\Omega \pm 1\%$. DEL_[1:0]=0, DES_[1:0]=0 Running PRBS 2 ⁷ -1 pattern at 2.5 Gbps		0.45		w
АС СНАР	RACTERISTICS					
t _R	Differential Low to High Transition Time	Measured with a clock-like pattern at 2.5 Gbps, between 20% and 80% of the differential output		100		ps
t _F	Differential High to Low Transition Time	voltage. Pre-emphasis disabled Transition time is measured with fixture as shown in <i>Figure 5</i> , adjusted to reflect the transition time at the output pins		100		ps
t _{PLH}	Differential Low to High Propagation Delay	Measured at 50% differential voltage from input to output			1	ns
t _{PHL}	Differential High to Low Propagation Delay				1	ns
t _{SKP}	Pulse Skew	It _{PHL} t _{PLH} I			20	ps
t _{sko}	Output Skew (Note 7)	Difference in propagation delay between two outputs in the same device			100	ps
t _{SKPP}	Part-to-Part Skew	Difference in propagation delay between the same output from devices operating under identical conditions			100	ps
t _{SM}	Mux Switch Time	Measured from $V_{\rm IH}$ or $V_{\rm IL}$ of the mux-control or loopback control to 50% of the valid differential output		1.8	6	ns
RJ	Device Random Jitter (Note 5)	See <i>Figure 5</i> for test circuit. Alternating-1-0 pattern EQ and Pre-emphasis disabled. At 0.25 Gbps At 1.25 Gbps At 2.5 Gbps			2 2 2	psrms psrms psrms
DJ	Device Deterministic Jitter (Note 6)	See <i>Figure 5</i> for test circuit. EQ and Pre-emphasis disabled Between 0.25 and 2.5 Gbps with PRBS7 pattern for DS25MB100 @ -40°C to 85°C			35	Pspp
DR	Data Rate (Note 9)	Tested with alternating-1-0 pattern	0.25		2.5	Gbps

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Typical parameters measured at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$, and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 3: IN+ and IN- are generic names refer to one of the many pairs of complimentary inputs of the DS25MB100. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS25MB100. Differential input voltage V_{ID} is defined as IIN+-IN-I. Differential output voltage V_{OD} is defined as IOUT+-OUT-I.

Note 4: K28.7 pattern is a 10-bit repeating pattern of K28.7 code group {001111 1000}

K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups {110000 0101 001111 1010}

Note 5: Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation $sqrt(RJ_{OUT}^2 - RJ_{IN}^2)$, where RJ_{OUT} is the total random jitter measured at the output of the device in psrms, RJ_{IN} is the random jitter of the pattern generator driving the device.

Note 6: Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ_{OUT}–DJ_{IN}), where DJ_{OUT} is the total peak-to-peak deterministic jitter measured at the output of the device in pspp, DJ_{IN} is the peak-to-peak deterministic jitter of the pattern generator driving the device.

Note 7: t_{SKO} is the magnitude difference in the propagation delays among data paths. An example is the output skew among data paths from IN0± to OUT± and IN1± to OUT1±. Another example is the output skew among data paths from IN± to OUT0± and IN± to OUT1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths. An example is the output skew among data paths IN0± to OUT0± and IN1± to OUT1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths. An example is the output skew among data paths IN0± to OUT0± and IN1± to OUT1±.

Note 8: Thermal resistances are based on having 16 thermal relief vias on the DAP pad under the 0 airflow condition.

Note 9: This parameter is guaranteed by design and/or characterization. It is not tested in production.

Note 10: ESD tests conform to the following standards:

Human Body Model applicable standard: MIL-STD-883, Method 3015.7

Machine Model applicable standard: JESD22-A115-A (ESD MM standard of JEDEC)

Field-induced Charge Device Model: Applicable standard JESD22-C101-C (ESD FICDM standard of JEDEC)

Timing Diagrams




FIGURE 2. Driver Output Transition Time






FIGURE 3. Propagation Delay from Input to Output









FIGURE 8. Network Switch System With Redundancy



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support				
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench			
Audio	www.national.com/audio	App Notes	www.national.com/appnotes			
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns			
Data Converters	www.national.com/adc	Samples	www.national.com/samples			
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards			
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging			
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green			
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts			
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality			
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback			
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy			
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions			
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero			
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic			
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com