# MM58174A Microprocessor-Compatible Real-Time Clock

# **General Description**

The MM58174A is a low-threshold metal-gate CMOS circuit that functions as a real-time clock and calendar in bus-oriented microprocessor systems. The device includes an interrupt timer which may be programmed to one of three times. Timekeeping is maintained down to 2.2V to allow low power standby battery operation. The timebase is generated from a 32768 Hz crystal-controlled oscillator.

## **Features**

- Microprocessor compatible
- Tenths of seconds, seconds, tens of seconds, minutes, tens of minutes, day of week, days, tens of days, months, tens of months, independent registers
- Automatic leap year calculation
- Internal pull-ups to safeguard data
- Protection for read during data changing


# Independent interrupt system with open drain output

# TTL compatible Low power stand

- Low power standby operation (2.2V, 10 µA)
   Low cost internally biased oscillator
- Low cost 16-pin dual-in-line package
- Available for commercial and military temperature ranges

## Applications

- Point-of-sale terminals
- Word processors
- Teller terminals
- Event recorders
- Microprocessor-controlled instrumentation
- Microprocessor time clock
- TV/VCR reprogramming
- Intelligent telephone



© 1995 National Semiconductor Corporation TL/F/6681

RRD-B30M105/Printed in U. S. A.

May 1991

please of Office/Di Voltage at Operating MM581	$\label{eq:constant} \begin{array}{llllllllllllllllllllllllllllllllllll$	Sales $V_{DD}-V_{SS}$ tions. Lead Temperature (Sole $V_{S}=0.3$	dering, 10		- 65°C to -	+ 150°C 6.5V 300°C
Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>DD</sub>	Supply Voltage	Standby Mode (no READ or WRITE Instructions) Operational Mode	2.2 4.5		5.5 5.5	V V
I <sub>DD</sub>	Supply Current	$V_{DD} = 2.2V$ (Standby) $V_{DD} = 5V$ (Operating)			10 1	μA mA
	Input Logic Levels for Signals: AD0–AD3, DB0–DB3, WR, RD, CS Logic "1" Logic "0"	$V_{DD} = 5V$	2		0.8	V V
	Input Capacitance				10	pF
	Input Current Levels	$V_{DD} = 5V$				
	Current to V <sub>SS</sub> for Signals: AD0-AD3, DB0-DB3, <del>RD</del>	$V_{IN} = V_{DD}$			30	μΑ

 $V_{\mathsf{D}\mathsf{D}}=5\mathsf{V}$ 

$$\begin{split} I_{OH} &= -0.1 \text{ mA} \\ I_{OL} &= 1.6 \text{ mA} \end{split}$$

For  $I_{DS} = 1.6 \text{ mA}$  $V_{OUT} = 5V$ 

Internal Resistor to  $\mathrm{V}_{\mathrm{DD}}$ 

Output Logic Levels

Logic "1"

Logic "0"

Off Leakage

Logic "0" INTERRUPT (Open Drain)

for Signals:  $\overline{\text{WR}}$ 

for Signals: DB0-DB3

 $\overline{\text{CS}}$ 

0.4

0.4

5

30

30

2.4

100

100

kΩ

kΩ

۷

۷

۷

μΑ

2

# **Functional Description**

The MM58174 is a microprocessor bus-oriented real-time clock. The circuit includes addressable real-time counters for tenths of seconds through months and a write only register for leap year calculation. The counters are arranged as bytes of four bits each. When addressed a byte will appear on the data I/O bus so that each word can be accessed independently. If any byte does not contain four bits (e.g., days of the week uses only 3 bits), the unused bits will be unrecognized during a write operation and tied to V<sub>SS</sub> during a read operation.

The addressable reset latch causes the pre-scaler, tenths of seconds, seconds, and tens of seconds to be held in a reset condition. If a register is updated during a read operation the I/O data is prevented from updating and a subsequent read will return the illegal b.c.d. code '1111'. The interrupt timer may be programmed for intervals of 0.5 second, 5 seconds, or 60 seconds and may be coded as a single or repeated operation. The open drain interrupt toutput is pulled to  $V_{SS}$  when the timer times out and reading the interrupt register provides the internal selected information.

## **Circuit Description**

The block diagram shown in *Figure 1* shows the structure of the CMOS clock chip. A 16-pin DIL package is used.

#### CRYSTAL OSCILLATOR

This consists of a CMOS inverter/amplifier with on-chip bias resistor and capacitors. A single 6 pF-36 pF trimmer is all that is required to fine tune the crystal (see *Figure 2*). However, for improved stability, some crystals may require a capacitor of typical value 20 pF to be added between pin 14 and ground. The output of the oscillator is blocked by the start/stop F/F.

#### NON-INTEGER DIVIDER

This counter divides the incoming 32,768 Hz frequency by 15/16 down to 30,720 Hz.

#### **FIXED DIVIDER (512)**

This is a standard 9-stage binary ripple counter. Output frequency is 60 Hz. This counter is reset to zero by start/stop F/F.

## **FIXED DIVIDER (6)**

This is a 3-stage Johnson counter with a 10 Hz output signal. This counter is reset to zero state by the start/stop F/F.

#### SYNCHRONIZATION STAGE

Both 10 Hz and 32,768 Hz clocks are fed into this section. It is used to generate a pulse of 15.25  $\mu s$  width on the rising edge of each 10 Hz pulse.


This pulse is used to increment all the seconds, minutes, hours, days, months, and year counter and also to set the data changed  ${\sf F/F}.$ 

## DATA CHANGED F/F

This is set by the rising edge of each 10 Hz pulse to indicate that the clock value has changed since the last read operation. It is reset by any clock read command.

The flip flop sets all data bus bits to a "1" during RD time indicating that a register has been updated. This transient condition may occur at the end of the Read Data strobe. Hence, invalid data may still be read from the clock, if the strobe width was less than 3  $\mu$ s.

# Connection Diagram



The possibility may be overcome by implementing a further read of the tenths of seconds register at the end of every series of reads (starting with a read at the tenths of seconds register) and checking for unchanged data.

## SECONDS COUNTERS

There are three counters for Seconds:

a) tenths of seconds

b) units of seconds

c) tens of seconds

The outputs of all three counters can be separately multiplexed on to the command 4-bit output bus. Table I shows the address decoding for each counter. All three counters are reset to zero by the start/stop F/F.

#### MINUTES COUNTERS

There are two Minutes counters:

a) units of minutes

b) tens of minutes

Both counters are parallel loaded with data from the 4-bit input bus when addressed by the microprocessor and a Write Data Strobe pulse given. Similarly, the output of both counters can be read separately onto the common 4-bit output bus (Table I).

#### HOURS COUNTERS

There are two Hours counters which will count in a 24-hour mode:


a) units of hours

b) tens of hours

Both counters have identical parallel load and read multiplex features to the Minutes counters.

#### SEVEN DAY COUNTER

There is a 7-state counter which increments every 24 hours. It will have identical parallel load and read multiplex capabilities to the Minutes and Hours counters. The counter counts cyclically from 1–7.



#### DAYS COUNTER

There are two Days counters:

a) units of days

b) tens of days

The Days counters will count up to 28, 29, 30, or 31 days depending on the state of the Months counters and the Years Status Register. Days counters have parallel load and read multiplex capabilities.

## MONTHS COUNTERS

There are two Months counters:

a) units of months

b) tens of months

The Months counters have parallel load and read multiplex capabilities.

## YEARS STATUS REGISTER

The Years Status register is a shift register of 4 bits. It will be shifted every year on December 31st. The status register must be set in accordance with Table III. No readout capability is provided.

#### CHIP SELECT (CS)

An external chip select is provided. The chip enable is active low.

#### COUNTER AND REGISTER SELECTION

Table I shows the coding on the address lines AD0-AD3 which select the registers in the circuit to be either parallel loaded or read on to the output bus.




FIGURE 3. Test Mode Organization

#### START/STOP (RESET) LATCH

A logic "1" on DB0 at chip address 14 (E) will start the clock running, a logic "0" will stop the clock. This function allows the loading of time data into the clock and its precise starting. The clock starts at 0.1 seconds.

## TEST MODE

This mode is incorporated to facilitate production testing of the circuit. In this mode, the 32,768 Hz clock is fed forward as shown in *Figure 3*. For normal operation, the circuit must be set to the non-test mode as part of the system initialization. This is accomplished by writing a logic "0" to DB3 at AD0.

## TABLE I. Address Decoding for Internal Registers

Selected		Address Bits				Mode	
	Counter	AD3	AD2	AD1	AD0	Mode	
0	Test Only	0	0	0	0	Write Only	
1	Tenths of Secs.	0	0	0	1	Read Only	
2	Units of Secs.	0	0	1	0	Read Only	
3	Tens of Secs.	0	0	1	1	Read Only	
4	Units of Mins.	0	1	0	0	Read or Write	
5	Tens of Mins.	0	1	0	1	Read or Write	
6	Units of Hours	0	1	1	0	Read or Write	
7	Tens of Hours	0	1	1	1	Read or Write	
8	Units of Days	1	0	0	0	Read or Write	
9	Tens of Days	1	0	0	1	Read or Write	
10	Day of Week	1	0	1	0	Read or Write	
11	Units of Months	1	0	1	1	Read or Write	
12	Tens of Months	1	1	0	0	Read or Write	
13	Years	1	1	0	1	Write Only	
14	Stop/Start	1	1	1	0	Write Only	
15	Interrupt	1	1	1	1	Read or Write	

4

## Circuit Description (Continued)

TABLE IIa. Interrupt Selection Data

Mode: Address 15, Write Mode					
Function	DB3	DB2	DB1	DB0	
No Interrupt	х	0	0	0	
Int. at 60 Sec. Intervals*	0/1	1	0	0	
Int. at 5.0 Sec. Intervals*	0/1	0	1	0	
Int. at 0.5 Sec. Intervals*	0/1	0	0	1	

\*+ 16.6 ms

DB3 = 0, single interrupt

DB3 = 1, repeated interrupt

## TABLE IIb. Interrupt Read Back (Status)

Mode: Address 15, Read Mode					
Interrupt Status	DB3	DB2	DB1	DB0	
Reset	x	0	0	0	
60 Sec. Signal	X	1	0	0	
5.0 Sec. Signal	X	0	1	0	
0.5 Sec. Signal	X	0	0	1	

X = don't care state

#### **TABLE III. Years Status Register**

Mode: Address 13, Write Mode					
	DB3	DB2	DB1	DB0	
Leap Year	1	0	0	0	
Leap Year-1	0	1	0	0	
Leap Year-2	0	0	1	0	
Leap Year-3	0	0	0	1	

Note: Leap year counter rolls over on December 31 @ 23:59:59.

#### INTERRUPT SYSTEM

The interrupt output and its frequency of operation is enabled by writing to address 15 (see Table IIa). To ensure correct operation, the interrupt should be serviced within 16.6 ms.

The interrupt is initialized by writing "0" to address 15 and reading the interrupt, i.e., reading at address 15 three times. Initialization must be performed at power on and also if the interrupt is not serviced correctly within 16.6 ms.

#### SERVICING THE INTERRUPT

In a typical system the open drain interrupt output is wired to the processor interrupt system. Hence, when the interrupt timer times out, the interrupt output is pulled low and the processor is interrupted.

The processor may then reset the interrupt by utilizing the following procedure:


Read Address 15 three times.

This resets the interrupt output and restarts the interrupt timer when in the repeat mode.

It is recommended that the interrupt output is connected to a unique processor port.

#### **CRYSTAL PARAMETERS**

*Figure 4* is an electrical representation of the crystal along with some typical values. The 32.768 kHz crystal is an NT CUT (tuning fork type) or XY BAR for use in a parallel resonant Pierce oscillator.



## FIGURE 4. Typical Crystal Parameters

DEVICE INITIALIZATION AND OSCILLATOR SETTING

When first installed or if the battery back-up has failed, the MM58174A will require to be properly initialized. The following sequence is a suggested flow of operations to achieve this.

Result

Clears interrupt timer

Clears interrupt output

Clears test mode.

leap years.

Stops clock running.

Starts timekeeping

synchronized to an external time source. Commence interrupt

timing, if so required.

Load real-time into device time registers, minutes to

chain.

logic.

## Action 1) Apply power. 2) Write "0" to address 15. 3) Read 3 times from

- address 15.
- 4) Write "0" on DB3 to address 0.
- 5) Write "0" on DB0 to address 14.
- Set up timekeeping registers.
- 7) Write "1" on DB0 to address 14.
- Program and start interrupts.

#### OSCILLATOR SETTING

Directly connecting a frequency meter to the Crystal Out pin (14) will not allow correct frequency setting because of the extra capacitive loading of the meter. One possibility for setting is to use a high impedance probe or a CMOS buffer to keep the loading as low as possible (e.g.,  $100 \times 2 \text{ pF}$  probe). Alternatively, a buffered output of 16.384 kHz OSC/2 can be produced on DB0 by applying the following procedure:

	Action	Result
1)	Write a "1" on DB3 to address 0.	Selects test mode.
2)	Write a "1" on DB0 to address 14.	Starts clock timing.

- 3) Read at address 1 (tenths of secs).
  4) Read at address 1 and
  5) The second se
  - Read at address 1 and16.384 kHz appears onHOLD the strobe LOW.DB0.
- 5) Adjust trimmer capacitor.

There must be no extra activity on the  $\overline{\text{RD}}$  line between steps 3 and 4 or only the normal "Data Changed" signal will be observed on the data bus. Thus if the normal host processor system is being used to generate the chip waveforms, proper care must be taken.


# Timing Waveforms READ MODE

*Figure 6* gives detailed timing for the transfer of data from peripheral to microprocessor. See Table IV.

All times are measured from (or to) valid logic "0" level = 0.8V or valid logic "1" level = 2.0V.

## WRITE MODE

Figure 7 gives detailed timing for the transfer of data from microprocessor to peripheral. See Table V.



Read Strobe to Data Bus Valid900450ns1tRHData Hold Time from Trailing Edge of Read Strobe0330nsnstRAAddress Bus Hold Time from Trailing Edge of Read Strobe70500nstACS1Address Change to Chip Select OFF040nstACS1Address Bus Valid to Data Valid1850850nstACS1Address Bus Valid to Data Valid1850850nstHZTime from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330nstARAddress Bus Valid to Read Strobe500nstARAddress Bus Valid to Read Strobe500nsTABLE V. Write Timing: Data from Microprocessor to PeripheralMM58174AN MinTypUnitsCommentAddress Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nsCommentAddress Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nsCommentTABLE V. Write Timing: Data from Microprocessor to PeripheralCommentCommentC		TABLE IV. Read Timing: Data fro	m Peripher	al to Micropi	rocessor		
MinMaxMaxMax $t_{ACS0}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns $t_{CSR}$ Chip Select ON to Read Strobe00ns $t_{RD}$ Read Cycle Access Time from Read Strobe to Data Bus Valid900450ns $t_{RH}$ Data Hold Time from Trailing Edge of Read Strobe0330ns $C_L = 100 \text{ g}$ $t_{RH}$ Data Hold Time from Trailing Edge of Read Strobe0330ns $C_L = 100 \text{ g}$ $t_{RA}$ Address Bus Hold Time from Trailing Edge of Read Strobe70500ns $C_L = 100 \text{ g}$ $t_{ACS1}$ Address Bus Valid to Data Valid1850850ns $C_L = 100 \text{ g}$ $t_{AD}$ Address Bus Valid to Data Valid1850850ns $C_L = 100 \text{ g}$ $t_{AD}$ Address Bus Valid to Data Valid14 $\mu$ s $\mu$ s $L_L = 100 \text{ g}$ $t_{AD}$ Address Bus Valid to Data Valid0330ns $C_L = 100 \text{ g}$ $t_{AD}$ Address Bus Valid to Read Strobe0330ns $C_L = 100 \text{ g}$ $t_{RW}$ Read Strobe Width14 $\mu$ s $\mu$ s $L_R = 100 \text{ g}$ $t_{RW}$ Read Strobe Width14 $\mu$ s $ns$ $L_R = 100 \text{ g}$ $t_{AR}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns $ns$ $L_R = 100 \text{ g}$ $t_{ACS0}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns $ns$ $L_R = 100 \text{ g}$ $t_{ACS0}$ Address Bus Val	Symbol	Parameter	MM58174AN		Tur	Unite	Comments
ActionChip Select ON to Read Strobe0ns $t_{CSR}$ Chip Select ON to Read Strobe0ns $t_{RD}$ Read Strobe to Data Bus Valid900450ns $t_{RH}$ Data Hold Time from Trailing Edge of Read Strobe0330ns $t_{RA}$ Address Bus Hold Time from Trailing Edge of Read Strobe70500ns $t_{RA}$ Address Change to Chip Select OFF040ns $t_{ACS1}$ Address Bus Valid to Data Valid1850850ns $t_{AD}$ Address Bus Valid to Data Valid1850850ns $t_{HZ}$ Time from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE* Mode0330ns $t_{RW}$ Read Strobe500nsnsNote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 2: If address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nsTABLE V. Write Timing: Data from Microprocessor to PeripheralMMS8174AN MinTypUnitsCommentMMS8174AN MinMaxAddress Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nsAddress Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nsMMS8174AN MinTypUnitsComment<	Symbol	Falanielei	Min	Max	тур	Units	Comments
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>ACS0</sub>	Address Bus Valid to Chip Select ON ( $\overline{\text{CS}}=$ 0)	0			ns	
NoRead Strobe to Data Bus Valid900450nsCtRHData Hold Time from Trailing Edge of Read Strobe0330nsnstRAAddress Bus Hold Time from Trailing Edge of Read Strobe70500nstACS1Address Change to Chip Select OFF040nstADAddress Bus Valid to Data Valid1850850nsCL = 100 ptHZTime from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330nsNstARAddress Bus Valid to Read Strobe500nsNsNsNstARAddress Bus Valid to Read Strobe500nsNsNstARAddress Bus Valid to Read Strobe500nsNsNsNote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 2: If address and read occur simultaneously then they must exist for $t_{AR} + t_{AD}$ .TABLE V. Write Timing: Data from Microprocessor to PeripheralMM58174AN MinTypUnitsCommentaCS0Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns1taCS0Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns1taCS0Address Bus Valid to Write Strobe725ns1taCSWChip Select ON to Write Strobe70ns1taCS0Address Bus Valid to Write Strobe70ns1tacS0Mat	t <sub>CSR</sub>	Chip Select ON to Read Strobe	0			ns	
ImageRead Strobe0330nstrAAddress Bus Hold Time from Trailing Edge of Read Strobe70500nstACS1Address Change to Chip Select OFF040nstADAddress Bus Valid to Data Valid1850850nsCL = 100 ptHZTime from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330nstRWRead Strobe Width14 $\mu$ stARAddress Bus Valid to Read Strobe500nsNote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy.MMS8174ANTypUnitsCommenTABLE V. Write Timing: Data from Microprocessor to Peripheralt_ACS0Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nst_ACS0Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns <t< td=""><td>t<sub>RD</sub></td><td>5</td><td></td><td>900</td><td>450</td><td>ns</td><td><math>C_L = 100  pF</math></td></t<>	t <sub>RD</sub>	5		900	450	ns	$C_L = 100  pF$
$\begin{tabular}{ c c c c c } \hline Trailing Edge of Read Strobe & 70 & 500 & ns & \\ \hline t_{ACS1} & Address Change to Chip Select OFF & 0 & 40 & ns & \\ \hline t_{AD} & Address Bus Valid to Data Valid & 1850 & 850 & ns & C_L = 100 \ pterminate from Trailing Edge of Read & 0 & 330 & ns & \\ \hline t_{HZ} & Time from Trailing Edge of Read & 0 & 330 & ns & \\ \hline t_{HZ} & Strobe until Interface Device Bus & 0 & 330 & ns & \\ \hline t_{RW} & Read Strobe Width & 14 & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	t <sub>RH</sub>	0 0	0	330		ns	
AccordAddress Bus Valid to Data Valid1850850ns $C_L = 100 \text{ p}$ $t_{AZ}$ Time from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330ns $C_L = 100 \text{ p}$ $t_{RW}$ Read Strobe Width14 $\mu$ s $\mu$ s $\mu$ s $\mu$ s $\mu$ s $\mu$ s $t_{RW}$ Read Strobe Width14 $\mu$ s $\mu$	t <sub>RA</sub>		70		500	ns	
HoTime from Trailing Edge of Read Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330ns1 $t_{RW}$ Read Strobe Width14 $\mu$ s14 $\mu$ s $t_{RW}$ Read Strobe Width14 $\mu$ s14 $t_{RW}$ Read Strobe Width14 $\mu$ s14 $t_{RW}$ Address Bus Valid to Read Strobe500nsNote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10.000.Note 2: If address and read occur simultaneously then they must exist for $t_{AR} + t_{AD}$ .TABLE V. Write Timing: Data from Microprocessor to PeripheralSymbolTypUnitsCommen $t_{ACS0}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0ns1 $t_{ACS0}$ Address Bus Valid to Write Strobe0450ns1 $t_{AW}$ Address Bus Valid to Write Strobe725ns11 $t_{WW}$ Write Strobe Width670ns11 $t_{DW}$ Data Bus Valid before Write Strobe70ns11 $t_{WA}$ Address Bus Hold Time following Write Strobe165ns11 $t_{WA}$ Address Bus Hold Time following Write Strobe165ns11	t <sub>ACS1</sub>	Address Change to Chip Select OFF	0		40	ns	
Strobe until Interface Device Bus Drivers are in TRI-STATE® Mode0330ns $t_{RW}$ Read Strobe Width14 $\mu$ s $t_{RW}$ Read Strobe Width14 $\mu$ s $t_{AR}$ Address Bus Valid to Read Strobe500nsNote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.SymbolMM58174ANTypUnitsCommentages to the file of the	t <sub>AD</sub>	Address Bus Valid to Data Valid		1850	850	ns	C <sub>L</sub> = 100 pl
Image: Note of the degree of the second strobe       500       ns         Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.       Note 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.         Note 2: If address and read occur simultaneously then they must exist for $t_{AR} + t_{AD}$ .       TABLE V. Write Timing: Data from Microprocessor to Peripheral         Symbol       Parameter       MM58174AN       Typ       Units       Commen $t_{ACS0}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )       0       ns       1 $t_{ACS0}$ Address Bus Valid to Write Strobe       0       450       ns       1 $t_{ACS0}$ Address Bus Valid to Write Strobe       725       ns       1       1 $t_{WW}$ Write Strobe Width       670       ns       1 </td <td>t<sub>HZ</sub></td> <td>Strobe until Interface Device Bus</td> <td>0</td> <td>330</td> <td></td> <td>ns</td> <td></td>	t <sub>HZ</sub>	Strobe until Interface Device Bus	0	330		ns	
Mote 1: In order not to degrade timekeeping accuracy, the number of Read strobes in any one second should be less than 10,000.         Note 2: If address and read occur simultaneously then they must exist for $t_{AR} + t_{AD}$ .         TABLE V. Write Timing: Data from Microprocessor to Peripheral         Symbol       Parameter       MM58174AN       Typ       Units       Commen         tACS0       Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )       0       ns           t <sub>ACS0</sub> Address Bus Valid to Write Strobe       0       450       ns          t <sub>ACS0</sub> Address Bus Valid to Write Strobe       725       ns           t <sub>AW</sub> Address Bus Valid to Write Strobe       70       ns             t <sub>WW</sub> Write Strobe Width       670       ns                                      Commen                  <	t <sub>RW</sub>	Read Strobe Width		14		μs	
Note 2: If address and read occur simultaneously then they must exist for $t_{AR} + t_{AD}$ .         TABLE V. Write Timing: Data from Microprocessor to Peripheral         Symbol       Parameter       MM58174AN       Typ       Units       Commen $t_{ACS0}$ Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )       0       ns       1 $t_{CSW}$ Chip Select ON to Write Strobe       0       450       ns       1 $t_{AW}$ Address Bus Valid to Write Strobe       725       ns       1       1 $t_{WW}$ Write Strobe Width       670       ns       1       1       1 $t_{DW}$ Data Bus Valid before Write Strobe       70       ns       1       1       1 $t_{WA}$ Address Bus Hold Time following Write Strobe       165       ns       1       1	t <sub>AR</sub>	Address Bus Valid to Read Strobe	500			ns	
MinMaxMinMaxtACS0Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )0nst <sub>CSW</sub> Chip Select ON to Write Strobe0450nst <sub>AW</sub> Address Bus Valid to Write Strobe725nst <sub>WW</sub> Write Strobe Width670nst <sub>DW</sub> Data Bus Valid before Write Strobe70nst <sub>WA</sub> Address Bus Hold Time following Write Strobe165ns	Note 1: In ord	er not to degrade timekeeping accuracy, the number of Read stro	hes in any one	eecond should b	ne less than 1	0,000.	
Address Bus Valid before Write Strobe     0     450     ns       t <sub>AW</sub> Address Bus Valid to Write Strobe     725     ns       t <sub>WW</sub> Write Strobe Width     670     ns       t <sub>DW</sub> Data Bus Valid before Write Strobe     70     ns       t <sub>WA</sub> Address Bus Hold Time following Write Strobe     165     ns		TABLE V. Write Timing: Data fro	m Micropro	cessor to Pe	eripheral	Unito	Commont
tAW     Address Bus Valid to Write Strobe     725     ns       tww     Write Strobe Width     670     ns       tDW     Data Bus Valid before Write Strobe     70     ns       twA     Address Bus Hold Time following Write Strobe     165     ns	Note 2: If add	TABLE V. Write Timing: Data fro	m Micropro	ecessor to Pe 8174AN	eripheral	Units	Comment
tww     Write Strobe Width     670     ns       t <sub>DW</sub> Data Bus Valid before Write Strobe     70     ns       t <sub>WA</sub> Address Bus Hold Time following Write Strobe     165     ns		TABLE V. Write Timing: Data fro Parameter	- t <sub>AD</sub> . m Micropro MM5 Min	ecessor to Pe 8174AN	eripheral		Comments
tDW     Data Bus Valid before Write Strobe     70     ns       tWA     Address Bus Hold Time following Write Strobe     165     ns	Symbol	TABLE V. Write Timing: Data fro         Parameter         Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )	m Micropro MM5 Min 0	ecessor to Pe 8174AN	eripheral Typ	ns	Comment
t <sub>WA</sub> Address Bus Hold Time following Write Strobe 165 ns	Symbol	TABLE V. Write Timing: Data fro         Parameter         Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )         Chip Select ON to Write Strobe	t <sub>AD</sub> . m Micropro MM5 Min 0 0	ecessor to Pe 8174AN	eripheral Typ	ns	Comments
	Symbol t <sub>ACS0</sub> t <sub>CSW</sub> t <sub>AW</sub>	TABLE V. Write Timing: Data fro         Parameter         Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )         Chip Select ON to Write Strobe         Address Bus Valid to Write Strobe	Micropro	ecessor to Pe 8174AN	eripheral Typ	ns ns ns	Comments
t <sub>WD</sub> Data Bus Hold Time following Write Strobe 185 ns	Symbol tacso tcsw taw tww	TABLE V. Write Timing: Data fro         Parameter         Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )         Chip Select ON to Write Strobe         Address Bus Valid to Write Strobe         Write Strobe Width	Micropro           MM5           Min           0           0           725           670	ecessor to Pe 8174AN	eripheral Typ	ns ns ns ns	Comments
	Symbol t <sub>ACS0</sub> t <sub>CSW</sub> t <sub>AW</sub> t <sub>WW</sub> t <sub>DW</sub>	TABLE V. Write Timing: Data fro         Parameter         Address Bus Valid to Chip Select ON ( $\overline{CS} = 0$ )         Chip Select ON to Write Strobe         Address Bus Valid to Write Strobe         Write Strobe Width         Data Bus Valid before Write Strobe	• t <sub>AD</sub> . m Micropro MM5 Min 0 0 725 670 70	ecessor to Pe 8174AN	eripheral Typ	ns ns ns ns ns ns	Comments


Address Change to Chip Select OFF ( $\overline{CS} = 1$ ) Note 3: If address and write occur simultaneously, then they must exist for  $t_{\text{AW}}$  and  $t_{\text{WW}}.$ 

7

0

ns

t<sub>ACS1</sub>



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications