


## 3.3V TIMEKEEPER<sup>®</sup> supervisor

### Features

- Integrated real-time clock, power-fail control circuit, battery and crystal
- Converts low power SRAM into NVRAMs
- Year 2000 compliant (4-digit year)
- Battery low flag
- Microprocessor power-on reset
- Programmable alarm output active in the battery backed-up mode
- Watchdog timer
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltage ( $V_{PFD}$  = Power-fail deselect voltage):
  - M48T212V:  $V_{CC} = 3.0$  to  $3.6V$
  - $2.7V \leq V_{PFD} \leq 3.0V$
- Packaging includes a 44-lead SOIC and SNAPHAT<sup>®</sup> top (to be ordered separately)
- RoHS compliant
  - Lead-free second level interconnect



# Contents

<b>1</b>	<b>Description</b> .....	<b>5</b>
<b>2</b>	<b>Operation</b> .....	<b>9</b>
2.1	Address decoding .....	9
2.2	Read mode .....	11
2.3	Write mode .....	12
2.4	Data retention mode .....	14
<b>3</b>	<b>Clock operation</b> .....	<b>16</b>
3.1	TIMEKEEPER® registers .....	16
3.2	Reading the clock .....	16
3.3	Setting the clock .....	16
3.4	Stopping and starting the oscillator .....	17
3.5	Setting the alarm clock .....	19
3.6	Watchdog timer .....	20
3.7	V <sub>CC</sub> switch output .....	21
3.8	Power-on reset .....	21
3.9	Reset inputs ( $\overline{\text{RSTIN1}}$ & $\overline{\text{RSTIN2}}$ ) .....	21
3.10	Calibrating the clock .....	22
3.11	Battery low warning .....	23
3.12	Initial power-on defaults .....	24
3.13	V <sub>CC</sub> noise and negative going transients .....	25
<b>4</b>	<b>Maximum rating</b> .....	<b>26</b>
<b>5</b>	<b>DC and AC parameters</b> .....	<b>27</b>
<b>6</b>	<b>Package mechanical data</b> .....	<b>30</b>
<b>7</b>	<b>Part numbering</b> .....	<b>33</b>
<b>8</b>	<b>Revision history</b> .....	<b>34</b>

## List of tables

Table 1.	Signal names . . . . .	6
Table 2.	Operating modes . . . . .	10
Table 3.	Truth table for SRAM bank select. . . . .	10
Table 4.	Chip enable control and bank select characteristics. . . . .	11
Table 5.	Read mode AC characteristics . . . . .	12
Table 6.	Write mode AC characteristics . . . . .	14
Table 7.	TIMEKEEPER <sup>®</sup> register map . . . . .	18
Table 8.	Alarm repeat modes . . . . .	19
Table 9.	Reset AC characteristics . . . . .	22
Table 10.	Default values . . . . .	24
Table 11.	Absolute maximum ratings . . . . .	26
Table 12.	DC and AC measurement conditions . . . . .	27
Table 13.	Capacitance . . . . .	28
Table 14.	DC characteristics. . . . .	28
Table 15.	Power down/up mode AC characteristics. . . . .	29
Table 16.	SOH44 – 44-lead plastic small outline, SNAPHAT, pack. mech. data . . . . .	30
Table 17.	SH – 4-pin SNAPHAT housing for 48 mAh battery & crystal, pack. mech. data. . . . .	31
Table 18.	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, pack. mech. data . . . . .	32
Table 19.	Ordering information scheme . . . . .	33
Table 20.	SNAPHAT <sup>®</sup> battery table . . . . .	33
Table 21.	Document revision history . . . . .	34

## List of figures

Figure 1.	Logic diagram . . . . .	5
Figure 2.	SOIC connections . . . . .	7
Figure 3.	Hardware hookup . . . . .	8
Figure 4.	Chip enable control and bank select timing . . . . .	10
Figure 5.	Read cycle timing: RTC control signal waveforms . . . . .	11
Figure 6.	Write cycle timing: RTC control signal waveforms . . . . .	13
Figure 7.	Alarm interrupt reset waveforms . . . . .	19
Figure 8.	Back-up mode alarm waveforms . . . . .	20
Figure 9.	( $\overline{\text{RSTIN1}}$ & $\overline{\text{RSTIN2}}$ ) timing waveforms . . . . .	22
Figure 10.	Crystal accuracy across temperature . . . . .	24
Figure 11.	Calibration waveform . . . . .	25
Figure 12.	Supply voltage protection . . . . .	25
Figure 13.	AC testing load circuit . . . . .	27
Figure 14.	Power down/up mode AC waveforms . . . . .	29
Figure 15.	SOH44 – 44-lead plastic small outline, SNAPHAT, package outline . . . . .	30
Figure 16.	SH – 4-pin SNAPHAT housing for 48 mAh battery & crystal, package outline . . . . .	31
Figure 17.	SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline . . . . .	32

# 1 Description

The M48T212V is a self-contained device that includes a real-time clock (RTC), programmable alarms, a watchdog timer, and two external chip enable outputs which provide control of up to four (two in parallel) external low-power static RAMs.

Access to all TIMEKEEPER® functions and the external RAM is the same as conventional byte-wide SRAM. The 16 TIMEKEEPER Registers offer Century, Year, Month, Date, Day, Hour, Minute, Second, Calibration, Alarm, Watchdog, and Flags. Externally attached static RAMs are controlled by the M48T212V via the  $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$  signals (see [Table 3 on page 10](#)).

The 44-pin, 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process.

Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the-44 lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4TXX-BR12SH" (see [Table 20 on page 33](#)).

**Caution:** Do not place the SNAPHAT battery/crystal top in conductive foam, as this will drain the lithium button-cell battery.

**Figure 1. Logic diagram**




Table 1. Signal names

A0-A3	Address inputs
DQ0-DQ7	Data inputs/outputs
$\overline{\text{RSTIN1}}$	Reset 1 input
$\overline{\text{RSTIN2}}$	Reset 2 input
$\overline{\text{RST}}$	Reset output (open drain)
WDI	Watchdog input
A	Bank select input
$\overline{\text{E}}$	Chip enable input
$\overline{\text{EX}}$	External chip enable input
$\overline{\text{G}}$	Output enable input
$\overline{\text{W}}$	WRITE enable input
$\overline{\text{E1}}_{\text{CON}}$	RAM chip enable 1 output
$\overline{\text{E2}}_{\text{CON}}$	RAM chip enable 2 output
$\overline{\text{IRQ/FT}}$	Int/freq test output (open drain)
$\overline{\text{VCCSW}}$	V <sub>CC</sub> switch output
V <sub>OUT</sub>	Supply voltage output
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground
NC	Not connected internally

Figure 2. SOIC connections





Figure 3. Hardware hookup



1. Traces connecting  $\bar{E}1CON$  and  $\bar{E}2CON$  to external SRAM should be as short as possible.

2. If the second chip enable pin (E2) is unused, it should be tied to  $V_{OUT}$ .

**Note:** See description in *Power Supply Decoupling and Undershoot Protection*.



## 2 Operation

Automatic backup and write protection for an external SRAM is provided through  $V_{OUT}$ ,  $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$  pins. (Users are urged to ensure that voltage specifications, for both the SUPERVISOR chip and external SRAM chosen, are similar). The SNAPHAT<sup>®</sup> containing the lithium energy source used to permanently power the real-time clock is also used to retain RAM data in the absence of  $V_{CC}$  power through the  $V_{OUT}$  pin.

The chip enable outputs to RAM ( $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$ ) are controlled during power transients to prevent data corruption. The date is automatically adjusted for months with less than 31 days and corrects for leap years (valid until 2100). The internal watchdog timer provides programmable alarm windows.

The nine clock bytes (Fh-9h and 1h) are not the actual clock counters, they are memory locations consisting of BiPORT<sup>™</sup> READ/WRITE memory cells within the static RAM array. Clock circuitry updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

Byte 8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. Byte 7h contains the watchdog timer setting. The watchdog timer can generate either a reset or an interrupt, depending on the state of the Watchdog Steering Bit (WDS). Bytes 6h-2h include bits that, when programmed, provide for clock alarm functionality.

Alarms are activated when the register content matches the month, date, hours, minutes, and seconds of the clock registers. Byte 1h contains century information. Byte 0h contains additional flag information pertaining to the watchdog timer, alarm and battery status.

The M48T212V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the TIMEKEEPER<sup>®</sup> register data and external SRAM, providing data security in the midst of unpredictable system operation. As  $V_{CC}$  falls below  $V_{SO}$ , the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

### 2.1 Address decoding

The M48T212YV accommodates 4 address lines (A3-A0) which allow access to the sixteen bytes of the TIMEKEEPER clock registers. All TIMEKEEPER registers reside in the SUPERVISOR chip itself. All TIMEKEEPER registers are accessed by enabling  $\overline{E}$  (Chip Enable).

**Table 2. Operating modes**

Mode	V <sub>CC</sub>	E	G	W	DQ7-DQ0	Power
Deselect	3.0V to 3.6V	V <sub>IH</sub>	X	X	High-Z	Standby
WRITE		V <sub>IL</sub>	X	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	X	X	X	High-Z	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	X	X	X	High-Z	Battery back-up

1. See [Table 14 on page 28](#) for details.

Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery back-up switchover voltage


**Table 3. Truth table for SRAM bank select**

Mode	V <sub>CC</sub>	$\overline{\text{EX}}$	A	$\overline{\text{E1CON}}$	$\overline{\text{E2CON}}$	Power
Select	3.0V to 3.6V	Low	Low	Low	High	Active
		Low	High	High	Low	Active
Deselect		High	X	High	High	Standby
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	X	X	High	High	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	X	X	High	High	Battery back-up

1. See [Table 14 on page 28](#) for details.

Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery back-up switchover voltage

**Figure 4. Chip enable control and bank select timing**



A102639

Table 4. Chip enable control and bank select characteristics

Symbol	Parameter	M48T212V		Unit
		-85		
		Min	Max	
$t_{\text{EXPD}}$	$\overline{\text{EX}}$ to $\overline{\text{E1}}_{\text{CON}}$ or $\overline{\text{E2}}_{\text{CON}}$ (low or high)		15	ns
$t_{\text{APD}}$	A to $\overline{\text{E1}}_{\text{CON}}$ or $\overline{\text{E2}}_{\text{CON}}$ (low or high)		15	ns


## 2.2 Read mode

The M48T212V executes a READ cycle whenever  $\overline{\text{W}}$  (WRITE Enable) is high and  $\overline{\text{E}}$  (Chip Enable) is low. The unique address specified by the address inputs (A3-A0) defines which one of the on-chip TIMEKEEPER® registers is to be accessed. When the address presented to the M48T212V is in the range of 0h-Fh, one of the on-board TIMEKEEPER registers is accessed and valid data will be available to the eight data output drivers within  $t_{\text{AVQV}}$  after the address input signal is stable, providing that the  $\overline{\text{E}}$  and  $\overline{\text{G}}$  access times are also satisfied. If they are not, then data access must be measured from the latter occurring signal ( $\overline{\text{E}}$  or  $\overline{\text{G}}$ ) and the limiting parameter is either  $t_{\text{ELQV}}$  for  $\overline{\text{E}}$  or  $t_{\text{GLQV}}$  for  $\overline{\text{G}}$  rather than the address access time.

When  $\overline{\text{EX}}$  input is low, an external SRAM location will be selected.

*Note:* Care should be taken to avoid taking both  $\overline{\text{E}}$  and  $\overline{\text{EX}}$  low simultaneously to avoid bus contention.

Figure 5. Read cycle timing: RTC control signal waveforms



*Note:*  $\overline{\text{EX}}$  is assumed high.

Table 5. Read mode AC characteristics

Symbol	Parameter <sup>(1)</sup>	M48T212V		Unit
		-85		
		Min	Max	
$t_{AVAV}$	Read cycle time	85		ns
$t_{AVQV}$	Address valid to output valid		85	ns
$t_{ELQV}$	Chip enable low to output valid		85	ns
$t_{GLQV}$	Output enable low to output valid		35	ns
$t_{ELQX}^{(2)}$	Chip enable low to output transition	5		ns
$t_{GLQX}^{(2)}$	Output enable low to output transition	0		ns
$t_{EHQZ}^{(2)}$	Chip enable high to output Hi-Z		25	ns
$t_{GHQZ}^{(2)}$	Output enable high to output Hi-Z		25	ns
$t_{AXQX}$	Address transition to output transition	5		ns

1. Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 3.0$  to  $3.6\text{V}$  (except where noted).

2.  $C_L = 5\text{pF}$ .

## 2.3 Write mode


The M48T212V is in the WRITE Mode whenever  $\overline{W}$  (WRITE Enable) and  $\overline{E}$  (Chip Enable) are in a low state after the address inputs are stable. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from Chip Enable or  $t_{WHAX}$  from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.

$\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

When  $\overline{E}$  is low during the WRITE, one of the on-board TIMEKEEPER<sup>®</sup> registers will be selected and data will be written into the device. When  $\overline{EX}$  is low (and  $\overline{E}$  is high) an external SRAM location is selected.

*Note: Care should be taken to avoid taking both  $\overline{E}$  and  $\overline{EX}$  low simultaneously to avoid bus contention.*

Figure 6. Write cycle timing: RTC control signal waveforms



Note:  $\overline{EX}$  is assumed high.

Table 6. Write mode AC characteristics

Symbol	Parameter <sup>(1)</sup>	M48T212V		Unit
		-85		
		Min	Max	
$t_{AVAV}$	Write cycle time	85		ns
$t_{AVWL}$	Address valid to write enable low	0		ns
$t_{AVEL}$	Address valid to chip enable low	0		ns
$t_{WLWH}$	Write enable pulse width	55		ns
$t_{ELEH}$	Chip enable low to chip enable high	60		ns
$t_{WHAX}$	Write enable high to address transition	0		ns
$t_{EHAX}$	Chip enable high to address transition	0		ns
$t_{DVWH}$	Input valid to write enable high	30		ns
$t_{DVEH}$	Input valid to chip enable high	30		ns
$t_{WHDX}$	Write enable high to input transition	0		ns
$t_{EHDX}$	Chip enable high to input transition	0		ns
$t_{WLQZ}^{(2)(3)}$	Write enable low to output High-Z		25	ns
$t_{AVWH}$	Address valid to write enable high	65		ns
$t_{AVEH}$	Address valid to chip enable high	65		ns
$t_{WHQX}^{(2)(3)}$	Write enable high to output transition	5		ns

1. Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 3.0$  to  $3.6\text{V}$  (except where noted).
2.  $C_L = 5\text{pF}$
3. If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

## 2.4 Data retention mode

With valid  $V_{CC}$  applied, the M48T212V can be accessed as described above with READ or WRITE cycles. Should the supply voltage decay, the M48T212V will automatically deselect, write protecting itself (and any external SRAM) when  $V_{CC}$  falls between  $V_{PFD}(\text{max})$  and  $V_{PFD}(\text{min})$ . This is accomplished by internally inhibiting access to the clock registers via the  $\overline{E}$  signal. At this time, the Reset pin ( $\overline{RST}$ ) is driven active and will remain active until  $V_{CC}$  returns to nominal levels.

External RAM access is inhibited in a similar manner by forcing  $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$  to a high level. This level is within 0.2 volts of the  $V_{BAT}$ .  $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$  will remain at this level as long as  $V_{CC}$  remains at an out-of-tolerance condition.

When  $V_{CC}$  falls below battery back-up switchover voltage ( $V_{SO}$ ), power input is switched from the  $V_{CC}$  pin to the SNAPHAT<sup>®</sup> battery and the clock registers and external SRAM are maintained from the attached battery supply. All outputs become high impedance. The  $V_{OUT}$  pin is capable of supplying  $100\mu\text{A}$  of current to the attached memory with less than 0.3V drop under this condition. On power up, when  $V_{CC}$  returns to a nominal value, write protection continues for 200ms (max) by inhibiting  $\overline{E1}_{CON}$  or  $\overline{E2}_{CON}$ .

The  $\overline{RST}$  signal also remains active during this time (see [Figure 14 on page 29](#)).

*Note: Most low power SRAMs on the market today can be used with the M48T212V TIMEKEEPER<sup>®</sup> SUPERVISOR. There are, however some criteria which should be used in*

*making the final choice of an SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M48T212V and SRAMs to be “Don't care” once  $V_{CC}$  falls below  $V_{PFD(min)}$ . The SRAM should also guarantee data retention down to  $V_{CC} = 2.0V$ . The chip enable access time must be sufficient to meet the system needs with the chip enable output propagation delays included.*

If the SRAM includes a second chip enable pin ( $\overline{E2}$ ), this pin should be tied to  $V_{OUT}$ .

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use.

The data retention current value of the SRAMs can then be added to the  $I_{BAT}$  value of the M48T212V to determine the total current requirements for data retention. The available battery capacity for the SNAPHAT<sup>®</sup> of your choice can then be divided by this current to determine the amount of data retention available (see [Table 20 on page 33](#)).

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

## 3 Clock operation

### 3.1 TIMEKEEPER<sup>®</sup> registers

The M48T212V offers 16 internal registers which contain TIMEKEEPER<sup>®</sup>, Alarm, Watchdog, Flag, and Control data. These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT<sup>™</sup> TIMEKEEPER cells).

The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. TIMEKEEPER and Alarm Registers store data in BCD. Control, Watchdog and Flags Registers store data in Binary Format.

### 3.2 Reading the clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. The BiPORT TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, D6 in the Control Register (8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs 1 second after the READ Bit is reset to a '0.'

### 3.3 Setting the clock

Bit D7 of the Control Register (8h) is the WRITE Bit. Setting the WRITE Bit to a '1,' like the READ Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see [Table 7 on page 18](#)).

Resetting the WRITE Bit to a '0' then transfers the values of all time registers (Fh-9h, 1h) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE Bit is reset, the next clock update will occur one second later.

*Note: Upon power-up following a power failure, the READ Bit will automatically be set to a '1.' This will prevent the clock from updating the TIMEKEEPER registers, and will allow the user to read the exact time of the power-down event.*

Resetting the READ Bit to a '0' will allow the clock to update these registers with the current time. The WRITE Bit will be reset to a '0' upon power-up.



### 3.4 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP Bit is located at Bit D7 within the Seconds Register (9h). Setting it to a '1' stops the oscillator. When reset to a '0,' the M48T212V oscillator starts within one second.

*Note: It is not necessary to set the WRITE Bit when setting or resetting the FREQUENCY TEST Bit (FT) or the STOP Bit (ST).*

Table 7. TIMEKEEPER® register map

Address									Function/range BCD format	
	D7	D6	D5	D4	D3	D2	D1	D0		
Fh	10 Years				Year				Year	00-99
Eh	0	0	0	10M	Month				Month	01-12
Dh	0	0	10 date		Date: Day of month				Date	01-31
Ch	0	FT	0	0	0	Day of week			Day	01-7
Bh	0	0	10 hours		Hours (24 hour format)				Hours	00-23
Ah	0	10 minutes			Minutes				Min	00-59
9h	ST	10 seconds			Seconds				Sec	00-59
8h	W	R	S	Calibration					Control	
7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
6h	AFE	0	ABE	AI 10M	Alarm month				A month	01-12
5h	RPT4	RPT5	AI 10 date		Alarm date				A date	01-31
4h	RPT3	0	AI 10 hour		Alarm hour				A hour	00-23
3h	RPT2	Alarm 10 minutes			Alarm minutes				A min	00-59
2h	RPT1	Alarm 10 seconds			Alarm seconds				A sec	00-59
1h	1000 year				100 year				Century	00-99
0h	WDF	AF	Y	BL	Y	Y	Y	Y	Flag	

## Keys:

S = Sign bit

FT = Frequency test bit

R = READ bit

W = WRITE bit

ST = Stop bit

0 = Must be set to '0'

BL = Battery low flag (read only)

BMB0-BMB4 = Watchdog multiplier bits

AFE = Alarm flag enable flag

RB0-RB1 = Watchdog resolution bits

WDS = Watchdog steering bit

ABE = Alarm in battery back-up mode enable bit

RPT1-RPT5 = Alarm repeat mode bits

WDF = Watchdog flag (read only)

AF = Alarm flag (read only)

Y = '1' or '0'

### 3.5 Setting the alarm clock

Address locations 6h-2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second or repeat every year, month, day, hour, minute, or second. It can also be programmed to go off while the M48T212V is in the battery back-up to serve as a system wake-up call.

Bits RPT5-RPT1 put the alarm in the repeat mode of operation. [Table 8](#) shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.


*Note:* User must transition address (or toggle chip enable) to see Flag Bit change.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (Alarm Flag) is set.

If AFE (Alarm Flag Enable) is also set, the alarm condition activates the  $\overline{\text{IRQ}}/\text{FT}$  pin. To disable alarm, write '0' to the Alarm Date registers and RPT1-5. The  $\overline{\text{IRQ}}/\text{FT}$  output is cleared by a READ to the Flags Register as shown in [Figure 7](#). A subsequent READ of the Flags Register is necessary to see that the value of the Alarm Flag has been reset to '0.'

The  $\overline{\text{IRQ}}/\text{FT}$  pin can also be activated in the battery back-up mode. The  $\overline{\text{IRQ}}/\text{FT}$  will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE Bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T212V was in the deselect mode during power-up. [Figure 8 on page 20](#) illustrates the back-up mode alarm timing.


**Figure 7. Alarm interrupt reset waveforms**



**Table 8. Alarm repeat modes**

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm setting
1	1	1	1	1	Once per second
1	1	1	1	0	Once per minute
1	1	1	0	0	Once per hour
1	1	0	0	0	Once per day
1	0	0	0	0	Once per month
0	0	0	0	0	Once per year

Figure 8. Back-up mode alarm waveforms



### 3.6 Watchdog timer

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 7h.

Bits BMB4-BMB0 store a binary multiplier and the two lower-order bits RB1-RB0 select the resolution, where 00=1/16 second, 01=1/4 second, 10=1 second, and 11=4 seconds. The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register =  $3^*1$  or 3 seconds).

*Note:* Accuracy of timer is within  $\pm$  the selected resolution.

If the processor does not reset the timer within the specified period, the M48T212V sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset. WDF is reset by reading the Flags Register (Address 0h).

The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0,' the watchdog will activate the  $\overline{IRQ/FT}$  pin when timed-out. When WDS is set to a '1,' the watchdog will output a negative pulse on the  $\overline{RST}$  pin for 40 to 200 ms. The Watchdog register, AFE, ABE, and FT Bits will reset to a '0' at the end of a Watchdog time-out when the WDS Bit is set to a '1.'

The watchdog timer can be reset by two methods:

1. a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI) or
2. the microprocessor can perform a WRITE of the Watchdog Register.

The time-out period then starts over. The WDI pin should be tied to  $V_{SS}$  if not used. The watchdog will be reset on each transition (edge) seen by the WDI pin. In the order to

perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS Bit is programmed to output an interrupt, a value of 00h needs to be written to the Watchdog Register in order to clear the  $\overline{\text{IRQ/FT}}$  pin. This will also disable the watchdog function until it is again programmed correctly. A READ of the Flags Register will reset the Watchdog Flag (Bit D7; Register 0h).

The watchdog function is automatically disabled upon power-down and the Watchdog Register is cleared. If the watchdog function is set to output to the  $\overline{\text{IRQ/FT}}$  pin and the frequency test function is activated, the watchdog or alarm function prevails and the frequency test function is denied.

### 3.7 $V_{CC}$ switch output

$V_{CCSW}$  output goes low when  $V_{OUT}$  switches to  $V_{CC}$  turning on a customer supplied P-Channel MOSFET (see [Figure 3 on page 8](#)). The Motorola MTD20P06HDL is recommended. This MOSFET in turn connects  $V_{OUT}$  to a separate supply when the current requirement is greater than  $I_{OUT1}$  (see [Table 14 on page 28](#)). This output may also be used simply to indicate the status of the internal battery switchover comparator, which controls the source ( $V_{CC}$  or battery) of the  $V_{OUT}$  output.

### 3.8 Power-on reset

The M48T212V continuously monitors  $V_{CC}$ . When  $V_{CC}$  falls to the power fail detect trip point, the  $\overline{\text{RST}}$  pulls low (open drain) and remains low on power-up for  $t_{rec}$  after  $V_{CC}$  passes  $V_{PFD}$  (max). The  $\overline{\text{RST}}$  pin is an open drain output and an appropriate pull-up resistor to  $V_{CC}$  should be chosen to control rise time.

*Note: If the  $\overline{\text{RST}}$  output is fed back into either of the  $\overline{\text{RSTIN}}$  inputs (for a microprocessor with a bi-directional reset) then a  $1k\Omega$  (max) pull-up resistor is recommended.*

### 3.9 Reset inputs ( $\overline{\text{RSTIN1}}$ & $\overline{\text{RSTIN2}}$ )

The M48T212V provides two independent inputs which can generate an output reset. The duration and function of these resets is identical to a reset generated by a power cycle. [Table 9](#) and [Figure 9](#) illustrate the AC reset characteristics of this function. During the time  $\overline{\text{RST}}$  is enabled ( $t_{R1HRH}$  &  $t_{R2HRH}$ ), the Reset Inputs are ignored.

*Note:  $\overline{\text{RSTIN1}}$  and  $\overline{\text{RSTIN2}}$  are each internally pulled up to  $V_{CC}$  through a  $100k\Omega$  resistor.*


Figure 9. ( $\overline{\text{RSTIN1}}$  &  $\overline{\text{RSTIN2}}$ ) timing waveforms

Table 9. Reset AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
$t_{R1}$ <sup>(2)</sup>	$\overline{\text{RSTIN1}}$ low to $\overline{\text{RSTIN1}}$ high	200		ns
$t_{R2}$ <sup>(3)</sup>	$\overline{\text{RSTIN2}}$ low to $\overline{\text{RSTIN2}}$ high	100		ms
$t_{R1HRH}$ <sup>(4)</sup>	$\overline{\text{RSTIN1}}$ high to $\overline{\text{RST}}$ high	40	200	ms
$t_{R2HRH}$ <sup>(4)</sup>	$\overline{\text{RSTIN2}}$ high to $\overline{\text{RST}}$ high	40	200	ms

- Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$  or  $-40$  to  $85^\circ\text{C}$ ;  $V_{CC} = 4.5$  to  $5.5\text{V}$  or  $3.0$  to  $3.6\text{V}$  (except where noted).
- Pulse width less than  $50\text{ns}$  will result in no  $\overline{\text{RESET}}$  (for noise immunity).
- Pulse width less than  $20\text{ms}$  will result in no  $\overline{\text{RESET}}$  (for noise immunity).
- $C_L = 5\text{pF}$  (see [Figure 13 on page 27](#)).

### 3.10 Calibrating the clock

The M48T212V is driven by a quartz controlled oscillator with a nominal frequency of  $32,768$  Hz. The devices are tested not to exceed  $\pm 35$  ppm (parts per million) oscillator frequency error at  $25^\circ\text{C}$ , which equates to about  $\pm 1.53$  minutes per month (see [Figure 10 on page 24](#)). When the Calibration circuit is properly employed, accuracy improves to better than  $+1/-2$  ppm at  $25^\circ\text{C}$ .

The oscillation rate of crystals changes with temperature. The M48T212V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in [Figure 11 on page 25](#). The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration bits occupy the five lower-order bits (D4-D0) in the Control Register 8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.

If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T212Y/V may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in Application Note, "AN934, TIMEKEEPER<sup>®</sup> Calibration."

This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the  $\overline{\text{IRQ}}/\text{FT}$  pin. The pin will toggle at 512Hz, when the Stop Bit (ST, D7 of 9h) is '0,' the Frequency Test Bit (FT, D6 of Ch) is '1,' the Alarm Flag Enable Bit (AFE, D7 of 6h) is '0,' and the Watchdog Steering Bit (WDS, D7 of 7h) is '1' or the Watchdog Register (7h=0) is reset.

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The  $\overline{\text{IRQ}}/\text{FT}$  pin is an open drain output which requires a pull-up resistor to  $V_{\text{CC}}$  for proper operation. A 500-10k $\Omega$  resistor is recommended in order to control the rise time. The FT Bit is cleared on power-up.

### 3.11 Battery low warning

The M48T212V automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24 hours. The Battery Low (BL) Bit, Bit D4 of Flags Register 0h, will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL Bit will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 volts and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal  $V_{\text{CC}}$  is supplied. In order to ensure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The SNAPHAT<sup>®</sup> battery/crystal top should be replaced with  $V_{\text{CC}}$  powering the device to avoid data loss.

*Note:* This will cause the clock to lose time during the time interval the battery crystal is removed.

The M48T212V only monitors the battery when a nominal  $V_{\text{CC}}$  is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be

powered-up periodically (at least once every few months) in order for this technique to be beneficial.

Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

### 3.12 Initial power-on defaults

Upon application of power to the device, the following register bits are set to a '0' state: WDS, BMB0-BMB4, RB0-RB1, AFE, ABE, W, and FT (see [Table 10](#)).

**Table 10. Default values**

Condition	W	R	FT	AFE	ABE	Watchdog register <sup>(1)</sup>
Initial power-up (Battery attach for SNAPHAT) <sup>(2)</sup>	0	0	0	0	0	0
RESET <sup>(3)</sup>	0	0	0	0	0	0
Power-down <sup>(4)</sup>	0	1	0	1	1	0
Subsequent power-up	0	1	0	0	0	0

1. WDS, BMB0-BMB4, RB0, RB1.
2. State of other control bits undefined.
3. State of other control bits remains unchanged.
4. Assuming these bits set to '1' prior to power-down.

**Figure 10. Crystal accuracy across temperature**







Figure 11. Calibration waveform




### 3.13 $V_{CC}$ noise and negative going transients

$I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu\text{F}$  (as shown in [Figure 12](#)) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a Schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBR5120T3 is recommended for surface mount.

Figure 12. Supply voltage protection



## 4 Maximum rating

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 11. Absolute maximum ratings**

Symbol	Parameter		Value	Unit
$T_A$	Ambient operating temperature		0 to 70	°C
$T_{STG}$	Storage temperature	SNAPHAT®	-40 to 85	°C
		SOIC	-55 to 125	°C
$T_{SLD}^{(1)}$	Lead solder temperature for 10 seconds		260	°C
$V_{IO}$	Input or output voltage		-0.3 to $V_{CC} + 0.3$	V
$V_{CC}$	Supply voltage	M48T212V	-0.3 to 4.6	V
$I_O$	Output current		20	mA
$P_D$	Power dissipation		1	W

1. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

**Caution:** *Negative undershoots below -0.3V are not allowed on any pin while in the battery back-up mode.*

**Caution:** *Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.*

## 5 DC and AC parameters


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in [Table 12: DC and AC measurement conditions](#). Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 12. DC and AC measurement conditions**

Parameter		M48T212V
V <sub>CC</sub> supply voltage		3.0 to 3.6V
Ambient operating temperature	Grade 1	0 to 70°C
Load capacitance (C <sub>L</sub> )		50pF
Input rise and fall times		≤ 5ns
Input pulse voltages		0 to 3V
Input and output timing ref. voltages		1.5V

*Note:* Output High Z is defined as the point where data is no longer driven.

**Figure 13. AC testing load circuit**



*Note:* Excluding open-drain output pins; 50pF for M48T212V.

1. DQ0-DQ7
2.  $\overline{E1}_{CON}$  and  $\overline{E2}_{CON}$

Table 13. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance		10	pF
C <sub>OUT</sub> <sup>(3)</sup>	Input/output capacitance		10	pF

1. Effective capacitance measured with power supply at 3.3V (M48T212V); sampled only, not 100% tested.
2. At 25°C, f = 1MHz.
3. Outputs deselected.

Table 14. DC characteristics

Sym	Parameter	Test condition <sup>(1)</sup>	M48T212V			Unit
			-85			
			Min	Typ	Max	
I <sub>LI</sub> <sup>(2)</sup>	Input leakage current	$0V \leq V_{IN} \leq V_{CC}$			±1	µA
I <sub>LO</sub> <sup>(3)</sup>	Output leakage current	$0V \leq V_{OUT} \leq V_{CC}$			±1	µA
I <sub>CC</sub>	Supply current	Outputs open		4	10	mA
I <sub>CC1</sub>	Supply current (standby) TTL	$\bar{E} = V_{IH}$			3	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\bar{E} = V_{CC} - 0.2$			2	mA
I <sub>BAT</sub>	Battery current OSC ON	V <sub>CC</sub> = 0V		575	800	nA
	Battery current OSC ON <sup>(4)</sup>			950	1250	nA
	Battery current OSC OFF				100	nA
V <sub>IL</sub>	Input low voltage		-0.3		0.8	V
V <sub>IH</sub>	Input high voltage		2.0		V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1mA			0.4	V
	Output low voltage (open drain) <sup>(5)</sup>	I <sub>OL</sub> = 10mA			0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1.0mA	2.4			V
V <sub>OHB</sub> <sup>(6)</sup>	V <sub>OH</sub> battery back-up	I <sub>OUT2</sub> = -1.0µA	2.0		3.6	V
I <sub>OU1</sub> <sup>(7)</sup>	V <sub>OUT</sub> current (active)	V <sub>OUT1</sub> > V <sub>CC</sub> - 0.3			70	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> current (battery back-up)	V <sub>OUT2</sub> > V <sub>BAT</sub> - 0.3			100	µA
V <sub>PFD</sub>	Power-fail deselect voltage		2.7	2.9	3.0	V
V <sub>SO</sub>	Battery back-up switchover voltage			V <sub>PFD</sub> - 100mV		V
V <sub>BAT</sub>	Battery voltage			3.0		V

1. Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 3.0 to 3.6V (except where noted).
2.  $\overline{RSTIN1}$  and  $\overline{RSTIN2}$  internally pulled-up to V<sub>CC</sub> through 100KΩ resistor. WDI internally pulled-down to V<sub>SS</sub> through 100KΩ resistor.
3. Outputs deselected.
4. I<sub>BAT</sub> (OSC ON) = Industrial Temperature Range - Grade 6 device.
5. For  $\overline{IRQ/FT}$  &  $\overline{RST}$  pins (open drain).
6. Conditioned outputs ( $\overline{E1CON}$  -  $\overline{E2CON}$ ) can only sustain CMOS leakage currents in the battery back-up mode. Higher leakage currents will reduce battery life.
7. External SRAM must match TIMEKEEPER<sup>®</sup> supervisor chip V<sub>CC</sub> specification.

Figure 14. Power down/up mode AC waveforms




Table 15. Power down/up mode AC characteristics


Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
$t_F$	$V_{PF D (max)}$ to $V_{PF D (min)}$ $V_{CC}$ fall time	300		$\mu s$
$t_{FB}$	$V_{PF D (min)}$ to $V_{SS}$ $V_{CC}$ fall time	M48T212V 150		$\mu s$
$t_R$	$V_{PF D (min)}$ to $V_{PF D (max)}$ $V_{CC}$ rise time	10		$\mu s$
$t_{RB}$	$V_{SS}$ to $V_{PF D (min)}$ $V_{CC}$ rise time	1		$\mu s$
$t_{rec}$	$V_{PF D (max)}$ to $\overline{RST}$ high	40	200	ms

1. Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ C$ ;  $V_{CC} = 3.0$  to  $3.6V$  (except where noted).

## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).

**Figure 15. SOH44 – 44-lead plastic small outline, SNAPHAT, package outline**




Note: Drawing is not to scale.

**Table 16. SOH44 – 44-lead plastic small outline, SNAPHAT, pack. mech. data**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
B		0.36	0.46		0.014	0.018
C		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
e	0.81	–	–	0.032	–	–
eB		3.20	3.61		0.126	0.142
H		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
a		0°	8°		0°	8°
N		44			44	
CP			0.10			0.004

Figure 16. SH – 4-pin SNAPHAT housing for 48 mAh battery &amp; crystal, package outline




Note: Drawing is not to scale.

Table 17. SH – 4-pin SNAPHAT housing for 48 mAh battery &amp; crystal, pack. mech. data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 17. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, package outline



Note: Drawing is not to scale.

Table 18. SH – 4-pin SNAPHAT housing for 120mAh battery & crystal, pack. mech. data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090



## 7 Part numbering

**Table 19. Ordering information scheme**

Example:	M48T	212V	-85	MH	1	F
<b>Device type</b>						
M48T						
<b>Supply and write protect voltage</b>						
212V = $V_{CC} = 3.0$ to $3.6V$ ; $2.7V \leq V_{PFD} \leq 3.0V$						
<b>Speed</b>						
-85 = 85ns (for M48T212V)						
<b>Package</b>						
MH <sup>(1)</sup> = SOH44						
<b>Temperature range</b>						
1 = 0 to 70°C						
<b>Shipping method</b>						
E = Lead-free package (ECOPACK <sup>®</sup> ), tubes						
F = Lead-free package (ECOPACK <sup>®</sup> ), tape & reel						

1. The SOIC package (SOH44) requires the SNAPHAT<sup>®</sup> battery package which is ordered separately under the part number "M4Txx-BR12SH1" in plastic tubes (see [Table 20](#)).

**Caution:** Do not place the SNAPHAT battery package "M4Txx-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

**Table 20. SNAPHAT<sup>®</sup> battery table**

Part number	Description	Package
M4T28-BR12SH1	Lithium battery (48mAh) SNAPHAT	SH
M4T32-BR12SH1	Lithium battery (120mAh) SNAPHAT	SH

## 8 Revision history

**Table 21. Document revision history**

Date	Revision	Changes
Oct-1999	1.0	First Issue
01-Mar-2000	2.0	Document layout changed; default Values table added ( <a href="#">Table 10</a> )
21-Apr-2000	3.0	From Preliminary Data to datasheet
10-Nov-2000	3.1	<a href="#">Table 16</a> changed
30-May-2001	3.2	Changed "Controller" references to "SUPERVISOR"
10-Sep-2001	4.0	Reformatted; added temp./voltage info. to tables ( <a href="#">Table 14</a> , <a href="#">5</a> , <a href="#">6</a> , <a href="#">15</a> , <a href="#">9</a> ); added E2 to Hookup ( <a href="#">Figure 3</a> ); Improve text in "Setting the alarm clock" section
13-May-2002	4.1	Modify reflow time and temperature footnote ( <a href="#">Table 11</a> )
16-Jul-2002	4.1	Updated DC characteristics, footnotes ( <a href="#">Table 14</a> )
27-Mar-2003	5.0	v2.2 template applied; updated test condition ( <a href="#">Table 14</a> )
31-Mar-2004	6.0	Reformatted; updated with Pb-free information ( <a href="#">Table 11</a> , <a href="#">19</a> )
05-Nov-2007	7.0	Reformatted; added lead-free second level interconnect to cover page and <a href="#">Section 6: Package mechanical data</a> ; removed M48T212Y and references throughout document; updated <a href="#">Table 19</a> , <a href="#">20</a> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

