

# STMPE1600

## 16-bit port expander with ultra-low power consumption Xpander Logic™


#### Preliminary data

## Features

- 16 GPIOs which default to 16 inputs on powerup
- Serial I<sup>2</sup>C interface (0 to 400 kHz) to the host with noise filter
- Operating voltage 1.65 V 3.6 V
- I/O voltage 1.65 V 3.6 V
- Interrupt output pin
- Internal power-on-reset
- Wakeup feature on each I/O
- Up to 8 devices sharing the same bus (3 address pins)
- 8 mA current drive/sink on each GPIO at 3.3 V
- < 1µA suspend current</p>
- ESD protection exceeds 2 KV HBM per JESD22-A114
- Latch-up testing exceeding 100 mA
- Package: QFN24 (4 x 4 mm with 0.5 mm pitch)

## Applications

- Portable media players
- Game consoles
- Mobile phones
- Smart phones



# Description

The STMPE1600 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus ( $I^2C$ ). A separate GPIO expander IC is often used in mobile multimedia platforms to solve the problems of the limited amount of GPIOs typically available on the digital engine.

I/O expanders provide a simple solution when additional I/O are needed for several interface functions such as sensors, pushbuttons, LEDs, fans, etc.

The STMPE1600 offers great flexibility as each I/O can be configured as input or output. The device has been designed with very low quiescent current and includes a wakeup feature for each I/O, to optimize the power consumption of the device.

### Table 1. Device summary

Order code	Package	Packing
STMPE1600QTR	QFN24	Tape and reel

March 2010

#### Doc ID 16938 Rev 1

www.st.com


This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

# **1** STMPE1600 functional overview

The STMPE1600 device consists of the following blocks:

- Main FSM GPIO controller
- I<sup>2</sup>C interface
- POR
- GPIOs








## 1.1 Pin assignment

### Figure 2. QFN24 pin-mapping



## 1.2 Pin assignment (QFN24 package)

### Table 2.Pin assignment

Pin number	Name	Туре	Function
1	GPIO_0	10	GPIO 0
2	GPIO_1	10	GPIO 1
3	GPIO_2	10	GPIO 2
4	GPIO_3	10	GPIO 3
5	GPIO_4	10	GPIO 4
6	GPIO_5	10	GPIO 5
7	GPIO_6	10	GPIO 6
8	GPIO_7	10	GPIO 7
9	GND	-	Ground connection
10	GPIO_8	10	GPIO 8
11	GPIO_9	10	GPIO 9



Pin number	Name	Туре	Function				
12	GPIO_10	IO	GPIO 10				
13	GPIO_11	10	GPIO 11				
14	GPIO_12	10	GPIO 12				
15	GPIO_13	10	GPIO 13				
16	GPIO_14	10	GPIO 14				
17	GPIO_15	10	GPIO 15				
18	A0	I	I <sup>2</sup> C address 0. Up to 8 such devices can be addressed.				
19	SCL	I	I <sup>2</sup> C Clock. Fail-safe				
20	SDA	10	I <sup>2</sup> C Data. Fail-safe				
21	VCC	-	Power supply for I <sup>2</sup> C and digital core and GPIOs				
22	INT	0	Interrupt output pin. Fail-safe				
23	A1	I	I <sup>2</sup> C address 1. Up to 8 such devices can be addressed.				
24	A2		$I^2C$ address 2. Up to 8 such devices can be addressed.				

Table 2.Pin assignment

4/26



# 2 I<sup>2</sup>C block


# 2.1 I<sup>2</sup>C module

The STMPE1600 is interfaced to the main processor using an  $I^2C$  bus.

## 2.1.1 I<sup>2</sup>C address

The addressing scheme of STMPE1600 is designed to allow up to 8 devices to be connected to the same  $I^2C$  bus. The slave device address is a 7-bit or 10-bit address where they are 42h, 43h, 44h, 45h, 46h, 47h, 48h and 49h (equivalent values in 7-bit and 10-bit addressing).








able 5. Eight programmable slave addresses											
A2	A1	A0	Slave device address (7-bit or 10-bit addressing)								
0	0	0	42h								
0	0	1	43h								
0	1	0	44h								
0	1	1	45h								
1	0	1	46h								
1	0	1	47h								
1	1	0	48h								
1	1	1	49h								

 Table 3.
 Eight programmable slave addresses

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and followed by the slave device address. Accompanying the slave device address, there is a Read/Write bit (R/W). The bit is set to 1 for Read and 0 for write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledge on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

Figure 4. I<sup>2</sup>C timing





Symbol	Parameter	Min	Тур	Max	Uni
f <sub>SCL</sub>	SCL clock frequency	0	-	400	kHz
t <sub>LOW</sub>	Clock low period	1.3	-	-	μs
t <sub>HIGH</sub>	Clock high period	600	-	-	ns
t <sub>F</sub>	SDA and SCL fall time	-	-	300	ns
t <sub>HD:STA</sub>	START condition hold time (after this period the first clock is generated)	600	-	-	ns
t <sub>SU:STA</sub>	START condition setup time (only relevant for a repeated start period)	600	-	-	ns
t <sub>SU:DAT</sub>	Data setup time	100	-	-	ns
t <sub>HD:DAT</sub>	Data hold time	0	-	-	μs
t <sub>SU:STO</sub>	STOP condition setup time	600	-	-	ns
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3	_	_	μs

Table 4.I<sup>2</sup>C bus timing



# 3 I<sup>2</sup>C features

The features that are supported by the  $I^2C$  interface are as below:

- I<sup>2</sup>C slave device
- Operates from 1.65 V to 3.6 V
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100Kbps) and fast (up to 400Kbps) modes
- 7-bit and 10-bit device addressing modes with up to 8 slave device addresses
- General call
- Start/Restart/Stop
- Address up to 8 STMPE1600 devices via I<sup>2</sup>C

### Start condition

A Start condition is identified by a falling edge of SDA while SCL is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and will not respond to any transaction unless one is encountered.

### Stop condition

A Stop condition is identified by a rising edge of SDA while SCL is stable at high state. A Stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I2C transaction. A Stop condition at the end of a write command stops the write operation to registers.

### Acknowledge bit

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDA after sending eight bits of data. During the ninth bit, the receiver pulls the SDA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDA in high state if it would to not acknowledge the receipt of the data.

### Data input

The device samples the data input on SDA on the rising edge of the SCL. The SDA signal must be stable during the rising edge of SCL and the SDA signal must change only when SCL is driven low.



One byte		
Read	표 Device 강 Address	Participation     Reg Address     Participation     Device Address     Table and Barbar     Data Read     Participation
More than one byte Read	tz Address	Reg Address ${}{}{}{}{}{}{}$
One byte Write	Device Address	Address X Addres X Address X Address X Address X Address X Address X Address
More than one byte Read	La Device Address	Address
	Master Slave	AM00775V1
Table 5. C	perating m	
Mode	Byte	Programming sequence           Start, Device address, $R/\overline{W} = 0$ , Register address to be read
		Restart, Device address, $R/\overline{W} = 1$ , Data Read, Stop
Read	≥1	If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read.
		Start, Device address, $R/\overline{W} = 0$ , Register address to be written, Data Write, Stop
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.

Figure 5. Read and write modes (random and sequential)



#### **Read operation**

A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the content of the addressed byte. If no more data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a Stop condition. If the bus master acknowledges the data byte, then it can continue to perform the data reading. To terminate the stream of data byte, the bus master must not acknowledge the last output byte and follow by a Stop condition. If the address of the register written into the Address Counter falls within the range of addresses that has the auto-increment function, the data being read will be coming from consecutive addresses, with the internal Address Counter automatically increments after each byte output. After the last memory address, the Address of 0x00. Similarly, for the address of register that falls within non-increment range of addresses, the output data byte comes from the same address (which is the address pointed by the Address Counter).

### Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an acknowledgement during the ninth bit time. If the bus master does not drive the SDA to low state, then the slave device terminates and switches back to its idle mode, waiting for the next command.

#### Write operations

A write is first performed to load the register address into the Address Counter without sending a Stop condition. After the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (pointed by the Address Counter). The slave device again acknowledges and the bus master terminates the transfer with a Stop condition. If the bus master would like to continue to write more data, it can just continue write operation without issuing the Stop condition. Whether the Address Counter auto increments or not after each data byte write, depends on the address of the register written into the Address Counter. After the bus master writes the last data byte and the slave device acknowledges the receipt of the last data, the bus master may terminate the write operation by sending a Stop condition. When the Address Counter reaches the last memory address, it 'rolls-over' on the next data byte write.

### **General call**

A general call address is a transaction with the slave address of 0x00 and R/W = 0. When a general call address is made, the device responds to this transaction with an acknowledgement and behaves as a slave-receiver mode. The meaning of a general call address is defined in the second byte sent by the master-transmitter.



R/W	Second Byte Value	Definition
0	0x06	2-byte transaction in which the second byte tells the slave device to reset and write (or latch in) the 1-bit programmable part of the slave address.
0	0x04	2-byte transaction in which the second byte tells the slave device not to reset and write (or latch in) the 1-bit programmable part of the slave address.
0	0x00	Not allowed as second byte.

Table 6. General call

Note: All other second byte values will be ignored.

# 3.1 Turning I<sup>2</sup>C block OFF and ON

The STMPE1600 operates entirely on the  $I^2C$  clock. When there is no activity on the  $I^2C$  bus, current consumption of the device is extremely low. However, when there is activity on the  $I^2C$  bus, current consumption increases, even if the  $I^2C$  traffic is not directed to the assigned address.

The host system may choose to shut-down the I<sup>2</sup>C block in the STMPE1600, if no access to the registers is required. This feature allows the current consumption to drop to the minimum. Host system turns OFF the I<sup>2</sup>C block by writing '1' into the I2C\_SHDN bit. The I2C block will shut down on the next valid clock edge of the I<sup>2</sup>C clock signal. In this state, the device cannot be accessed by I<sup>2</sup>C, as the I<sup>2</sup>C has shut down completely.

To turn ON the I<sup>2</sup>C block, system host must reset the STMPE1600 in order to re-activate the I<sup>2</sup>C block either by removing  $V_{CC}$  and bringing it back again. Or by using GPIO\_0 for wake-up function.



# 4 Register map

Table 7.	Register map					
Address	Register name	Size (bit)	Function			
0x00	Chip ID LSB	8	0x00			
0x01	Chip ID MSB	8	0x16			
0x02	Version ID	8	Revision number (0x01)			
0x03	SystemControl	8	Reset and interrupt control			
0x04- 0x07	Reserved		Reserved			
0x08	IEGPIOR	8	GPIO interrupt enable register LSB			
0x09	IEGFIOR	8	GPIO interrupt enable register MSB			
0x0A	ISGPIOR	8	GPIO interrupt status register LSB			
0x0B	ISGPIOR	8	GPIO interrupt status register MSB			
0x10	GPMR	8	GPIO monitor pin state register LSB			
0x11	Grivin	8	GPIO monitor pin state register MSB			
0x12	GPSR	8	GPIO set pin state register LSB			
0x13	Gran	8	GPIO set pin state register MSB			
0x14	GPDR	8	GPIO set pin direction register LSB			
0x15	GEDI	8	GPIO set pin direction register MSB			
0x16	GPPIR	8	GPIO polarity inversion register LSB			
0x17	GEFIN	8	GPIO polarity inversion register MSB			
0x18- 0xFF	Reserved		Reserved			

Table 7. Register map

12/26



# 5 System control register

## SYS\_CTRL

## System control register

7	6	5	4	3	2	1	0				
SOFT RESET	I2C_SHDN	Wakeup_En	RESERVED	RESERVED	INT_Enable	RESERVED	INT_Polarity				
RW	RW	RW	_	RW							
Address: 0x03											
Гуре:	RV	V									
Reset:	0x	00									
Descriptio	[7] SC Wr	stem contro PFT RESET: iting '1' to thi eared by harc	s bit causes	a soft reset							
	Wr In s - R - V this	shut-down m emove and r /ake_up thro s register is e	ode, only 2 p econnect Vo ugh the GPI enabled	cossible way c O_0 pin if pr	block on the next o s exist to re-activa ogrammed as a ho ering shut-down m	te the device: ot-key and if Wake	up Enable bit of				
	Wa '1'	akeup_En: akeup Enable to enable GF to disable the	PIO_0 as clo	ck gating sig	nal during shutdov	vn					
	[4] RE	4] RESERVED									
	[3] RE	] RESERVED									
	'1' '0'	<ul><li>INT_Enable:</li><li>'1' to enable interrupt output</li><li>'0' to disable interrupt output</li><li>When the interrupt output is disabled, it is in floating condition but it does not consume current</li></ul>									
	[1] RE	SERVED									
	Inte	Γ_Polarity: errupt polarit for active Hig	-								

'0' for active LOW



# 6 Interrupt system

The STMPE1600 can be configured to generate an interrupt when there is a logic transition on any of the GPIO configured as an input.

### **IEGPIOR**

### Interrupt enable GPIO mask register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IEG15	IEG14	IEG13	IEG12	IEG11	IEG10	IEG9	IEG8	IEG7	IEG6	IEG5	IEG4	IEG3	IEG2	IEG1	IEG0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Addre Type:	SS:		0x08 RW	0x08, 0x09 BW											
Reset			0x00												
						_									
Desc	riptior	1:	Inter	rupt e	nable	GPIO	mask	regist	er (IEC	GPIOF	R)				
	The IEGPIOR register is used to enable the interruption from a particular GPIO interrupt source to the host. The IEG[15:0] bits are the interrupt enable mask bits corresponding to the GPIO[15:0] pins.														
[15:0] $IEG[x]$ : Interrupt anable GPIO mask (where $x = 15 \pm 0$ )															

[15:0] IEG[x]: Interrupt enable GPIO mask (where x = 15 to 0)Writing a '1' to the IE[x] bit will enable the interruption to the host.

14/26



# 7 Interrupt status GPIO register (ISGPIOR)

UR								II	lierr	upts	เลเนร	GPIO	maski	egister
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SG14	ISG13	ISG12	ISG11	ISG10	ISG9	ISG8	ISG7	ISG6	ISG5	ISG4	ISG3	ISG2	ISG1	ISG0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
6:														
		0												
otion	:	Inter	rupt st	atus G	GPIO r	egiste	r (ISG	PIOR	)					
		pin ir the I	nterrup SGPIC	ot sour DR bite	rce to s are s	the ho still up	st. Re dated.	egardl The	ess of	the IE	GPIO	R bits ar	e enableo	d or not,
	[15:0]	Read Interr Write	: upt Sta :	tus of	the GF	9IO[x].	Readir		,	r will cl	ear any	/ bits that	has been	set to '1'
5	14 GG14 RW	14 13 3G14 ISG13 RW RW : :	14 13 12 G14 ISG13 ISG12 RW RW RW : 0x0A RW 0 otion: Intern The pin ir the IS correc [15:0] ISG[x Read Intern Write	14         13         12         11           3G14         ISG13         ISG12         ISG11           RW         RW         RW         RW           ::         0x0A, 0x0B           RW         0           otion:         Interrupt st           The ISGPI         pin interrupt the ISGPIC           correspond         [15:0]           ISG[x]: Interrupt Sta         Interrupt Sta           Write:         Note:	14       13       12       11       10         3G14       ISG13       ISG12       ISG11       ISG10         RW       RW       RW       RW       RW         ::       0x0A, 0x0B         RW       0         ottion:       Interrupt status 0         The ISGPIOR repin interrupt sourthe ISGPIOR bits corresponding to         [15:0]       ISG[x]: Interrupt status of Write:	14       13       12       11       10       9         3G14       ISG13       ISG12       ISG11       ISG10       ISG9         RW       RW       RW       RW       RW       RW         ::       0x0A, 0x0B         RW       0         ottion:       Interrupt status GPIOr register pin interrupt source to the ISGPIOR register corresponding to the G         [15:0]       ISG[x]: Interrupt status G         [15:0]       ISG[x]: Interrupt status of the GF         Write:       Write:	14       13       12       11       10       9       8         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8         RW       RW       RW       RW       RW       RW       RW       RW         ::       0x0A, 0x0B       RW       0       0       0         ottion:       Interrupt status GPIO register monitor pin interrupt source to the hoo the ISGPIOR bits are still up corresponding to the GPIO[1         [15:0]       ISG[x]: Interrupt status of the GPIO[x]. Up to the GPIO[x]. Write:	14       13       12       11       10       9       8       7         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7         RW         c:       0x0A, 0x0B       RW       0       0       0       0         ottion:       Interrupt status GPIO register monitors the pin interrupt source to the host. Re the ISGPIOR register monitors the pin interrupt source to the host. Re the ISGPIOR bits are still updated. corresponding to the GPIO[15:0] p         [15:0]       ISG[x]: Interrupt status GPIO (where x Read: Interrupt Status of the GPIO[x]. Readir	14       13       12       11       10       9       8       7       6         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6         RW       RU       <	14       13       12       11       10       9       8       7       6       5         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6       ISG5         RW       RU       RU	14       13       12       11       10       9       8       7       6       5       4         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6       ISG5       ISG4         RW       RU       RU	14       13       12       11       10       9       8       7       6       5       4       3         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6       ISG5       ISG4       ISG3         RW       RU       RU	14       13       12       11       10       9       8       7       6       5       4       3       2         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6       ISG5       ISG4       ISG3       ISG2         RW       RU       RU	14       13       12       11       10       9       8       7       6       5       4       3       2       1         3G14       ISG13       ISG12       ISG11       ISG10       ISG9       ISG8       ISG7       ISG6       ISG5       ISG4       ISG3       ISG2       ISG1         RW       RW

### ISGPIOR

## Interrupt status GPIO mask register



# 8 GPIO controller

A total of 16 GPIOs are available in the STMPE1600 port expander IC. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO (input or output), or into one of the alternate functions. Unused GPIOs should be configured as outputs to minimize the power consumption.

A group of registers are used to control the exact function of each of the 16 GPIOs. The registers and their respective address are listed in the following table.

	<b>j</b>		Auto-increment
Address	Register name	Description	(during sequential R/W)
0x10	GPMR	GPIO monitor pin state register	Yes
0x12	GPSR	GPIO set pin state register	Yes
0x14	GPDR	GPIO set pin direction register	Yes
0x16	GPPIR	GPIO polarity inversion register	Yes

Table 8. GPIO controller registers

Note:

Once the last register address 0x16-0x17 location is accessed, the locations of 0x18 to 0xFF are reserved. After 0xFF location, the pointer rolls over to the 0x00 register address location.

All GPIO registers are named as GPxx, where:

xx represents the functional group.

						-	-	-	-	-		-	_	1	-
IO-15	IO-14	IO-13	IO-12	IO-11	IO-10	IO-9	IO-8	10-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0

The function of each bit is shown in the following table:

Table 9. GPIO bit function

Register name	Function
GPIO monitor pin state	Reading this bit yields the current state of the bit. Writing has no effect.
GPIO set pin state	Writing '1' to this bit causes the corresponding GPIO to go to '1' state. Writing '0' to this bit causes the corresponding GPIO to go to '0' state.
GPIO set pin direction	'0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.
GPIO polarity inversion	Writing a '1' enables polarity inversion on the Input Port. Writing a '0', the input port polarity is retained. The reset value is 0.

On power-up reset, all GPIOs are set as input.



## 9 **Polarity inversion register**

### PINV

### Polarity inversion register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PIN\ 15	PINV 14	PINV 13	PINV 12	PINV 11	PINV 10	PINV9	PINV8	PINV7	PINV6	PINV5	PINV4	PINV3	PINV2	PINV1	PINV0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Address:	0x16, 0x17

Type: RW Reset: 0

**Description:** Polarity inversion register.

This register allows the user to invert the polarity of the input port register data. If a bit in this register is set (written with '1'), the Input Port Data polarity is inverted. If a bit in this register is cleared (written with a '0'), the Input Port Data polarity is retained. This is for Active HIGH or Active LOW operation register. The polarity of the read register can be inverted with this register.

[15:0] PINV[x]: Polarity inversion register (where x = 15 to 0)Writing a '1' to the PINV[x] bit will enable polarity inversion on the Input Port. Writing a '0', the input port polarity is retained. The reset value is 0.

## 9.1 **Power supply**

The STMPE1600 operates with a single power supply VCC that ranges from 1.65V to 3.6V. The GPIO remains valid until the  $V_{CC}$  is removed. When the  $V_{CC}$  is removed, the GPIO is reset.

## 9.2 Reset

The STMPE1600 is equipped with an internal POR circuit that holds the device in reset state, until the  $V_{CC}$  supply input is valid. The internal POR is tied to the  $V_{CC}$  supply pin.

In the duration when reset pin is asserted, all GPIO are reset and default to input states.



## 9.3 Fail safe conditions

The STMPE1600\_IOs (SDA, SCL, INT, A2, A1, A0) are fail-safe IOs that support 4 mA current drive.

Table 10.Fail safe conditions

V <sub>CC</sub> (core and IO supply)	Condition
Present	Normal operating condition
Absent	Complete power-down condition

Note that "present" state implies that the supply is present. The "absent" state implies that the power is lost (grounded) condition. In the fail-safe condition, the leakage current flowing into the STMPE1600 device is prevented.

### Fail Safe condition

When chip supply is 0 V and when  $V_{IO}$  (SDA, SCL, INT, A2, A1, A0) is 3.6 V, this is classified as a fail-safe condition. In this case, the chip is protected and the current per I/O is limited to a very small value.

### **Over-voltage condition**

The second condition is the over-voltage condition which occurs when  $V_{CC} = 1.65$  V and  $V_{IO} = 3.6$  V. In this condition, the current drawn by the device per IO can be 10  $\mu$ A (typical) and 25  $\mu$ A (worst case). This device should not be operated under this condition.

So it is recommended to operate the IO at the same voltage as the supply voltage (either 1.8 V or 3.3 V). Also the fail safe IOs are special IOs which can have a voltage present while the supply voltage  $V_{CC}$  is 0 V. Current will be limited from the fail safe IOs when supply voltage  $V_{CC}$  is 0 V.



# 10 Maximum rating

Stressing the device above the ratings listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device's reliability.

Table 11. A	bsolute maximum	ratings
-------------	-----------------	---------

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	4.5	V
V <sub>IO</sub>	GPIO supply voltage	4.5	V
V <sub>ESD</sub>	ESD protection on each GPIO pin (HBM)	2	kV

Table	12.	Thermal	data
i abio		i norman	aata

Symbol	Parameter	Value	Unit
Ø <sub>JA</sub>	Thermal resistance junction-ambient	TBD	°C/W
T <sub>OPR</sub>	Operating temperatire	-40 to 85	°C
Т <sub>Ј</sub>	Storage temperature	-65 to 155	°C

## **10.1 DC electrical characteristics**

Symbol	Parameter	Test conditions		Unit		
Symbol	Falametei	Test conditions	Min	Тур	Max	Onit
V <sub>CC</sub>	Core supply voltage		1.65	-	3.6	V
Icc <sub>400kHz</sub>	Operating current with I <sup>2</sup> C CLK = 400 kHz with full traffic density	SCL_running at 400 kHz V <sub>CC</sub> = 1.8 - 3.3 V 100% traffic density I/O = inputs No peripheral activity or no load	_	200	500	μΑ
Icc <sub>100kHz</sub>	Operating current with I <sup>2</sup> C CLK = 100 kHz with full traffic density	SCL running at 100 kHz V <sub>CC</sub> = 1.8 - 3.3 V 100% traffic density I/O=inputs No peripheral activity or no load	_	135	200	μΑ

### Table 13. Supplies



Symbol	Parameter	Test conditions		Unit		
Symbol	Parameter	Test conditions	Min	Тур	Max	om
Icc <sub>(normal)</sub>	Normal mode operating current	SCL running at 400KHz Vcc=1.8-3.3V 1% traffic density No peripheral activity or no load	_	10	15	μΑ
Icc (suspend)	Standby operating current	No $I^{2}C$ activity (SCL=0kHz) V <sub>CC</sub> = 1.8 - 3.3 V V <sub>inputs</sub> =GND or V <sub>CC</sub> No peripheral activity or no load I/O=inputs	_	0.25	1	μΑ
<u>l</u> CC (powerdown)	Power down current	l <sup>2</sup> C block OFF V <sub>CC</sub> =1.8 - 3.3 V	-	0.25	1	μA
I <sub>IO(fail safe)</sub>	Fail-safe IO current	V <sub>CC</sub> =0 V Vio (fail safe)= 3.6 V	_	0.25	1	μA

Table 13. Supplies (continued)

### Table 14. Input/outputs

Sym	Parameter	Test conditions		Unit		
bol	Farameter	Test conditions	Min	Тур	Max	onin
V <sub>IL</sub>	Input voltage low state	V <sub>CC</sub> = 1.65 - 3.6 V	-	-	0.2Vcc	V
V <sub>IH</sub>	Input voltage high state	V <sub>CC</sub> = 1.65 - 3.6 V	0.8Vcc	_	_	V
V <sub>hyst</sub>	Schmitt trigger hysteresis			0.2	-	V
IIL	Input low leakage current	V <sub>I</sub> = GND	_	-	1	μA
I <sub>IH</sub>	Input high leakage current	$V_{I} = V_{CC}$	-	_	-1	μA
V <sub>OL</sub>	Output voltage low state	V <sub>CC</sub> = 1.65 - 3.6 V, I <sub>OL</sub> = 8 mA	_	_	0.15Vcc	V
V <sub>OH</sub>	Output voltage high state	V <sub>CC</sub> = 1.65 - 3.6 V, I <sub>OL</sub> = 8 mA	0.85Vcc	_	_	V



Symbol	Parameter	Test conditions	Value			Unit
Symbol		Test conditions	Min	Тур	Unit	
V <sub>IL</sub>	Low-level input voltage		-	-	0.2Vcc	V
V <sub>IH</sub>	High-level input voltage		0.8Vcc	-	-	V
١L	Leakage current	$V_{I} = V_{CC}$ or GND	-1	-	1	μA

Table 15. Digital inputs (A2, A1, A0 pins)

### Table 16.Interrupt (INT pin)

Symbol	Parameter	Test conditions	Value			Unit
Symbol			Min	Тур	Max	Onit
I <sub>OL</sub>	Open-drain low-level output current	V <sub>OL</sub> = 0.4 V	-	4	-	mA
V <sub>OL</sub>	Output voltage low state	V <sub>CC</sub> = 1.8 - 3.3 V, I <sub>OL</sub> = 4 mA	-	-	0.15Vcc	V
V <sub>OH</sub>	Output voltage high state	V <sub>CC</sub> = 1.8 - 3.3 V, I <sub>OL</sub> = 4 mA	0.85Vcc	I	_	V


## Table 17. Input (SCL), Input/Output (SDA)

Symbol	Parameter	Test conditions		Value		11
Symbol		Test conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Low-level input voltage		-	-	0.2Vcc	V
	High-level input voltage		0.8Vcc	_	-	V
	Leakage current	$V_I = V_{CC}$ or GND	-1	-	1	μA
V <sub>OL</sub> (I <sup>2</sup> C)	Output voltage low state	V <sub>CC</sub> = 1.8 - 3.3 V, I <sub>OL</sub> = 4 mA	_	_	0.15Vcc	V
V <sub>OH</sub> (I <sup>2</sup> C)	Output voltage high state	V <sub>CC</sub> = 1.8 - 3.3 V, I <sub>OL</sub> =4 mA	0.85Vcc	-	-	V



# 11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









5		· · ·	•			
Symbol		Millimeters				
Symbol	Min	Тур	Мах			
А	0.80	0.90	1.00			
A1	0.00	0.02	0.05			
A3	_	0.20	-			
b	0.18	0.25	0.30			
D	3.85	4.00	4.15			
D2	2.40	2.50	2.60			
Е	3.85	4.00	4.15			
E2	2.40	2.50	2.60			
e	-	0.50	-			
L	0.30	0.40	0.50			
ddd	-	-	0.08			

### Table 18. Package mechanical data for QFN24 (4 x 4 x 1 mm) - 0.5 mm pitch











Figure 8. Carrier tape and reel info





24/26

# 12 Revision history

### Table 19. Document revision history

Date	Revision	Changes
26-Mar-2010	1	Initial release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

26/26

