19-3804; Rev 0; 10/06



### I<sup>2</sup>C Port Expander with 12 Push-Pull Outputs and 4 Inputs

### **General Description**

The MAX7326 2-wire serial-interfaced peripheral features 16 I/O ports. The ports are divided into 12 pushpull outputs and four input ports with selectable internal pullups. Input ports are overvoltage protected to +6V and feature transition detection with interrupt output.

The four input ports are continuously monitored for state changes (transition detection). The interrupt is latched, allowing detection of transient changes. Any combination of inputs can be selected using the interrupt mask to assert the open-drain, +6V-tolerant INT output. When the MAX7326 is subsequently accessed through the serial interface, any pending interrupt is cleared. The 12 push-pull outputs are rated to sink 20mA and are capable of driving LEDs. The RST input clears the serial interace, terminating any I<sup>2</sup>C communication to or from the MAX7326.


The MAX7326 uses two address inputs with four-level logic to allow 16 I<sup>2</sup>C slave addresses. The slave address also sets the power-up default state for the 12 output ports and enables or disables internal  $40k\Omega$  pullups in groups of two input ports.

The MAX7326 is one device in a family of pin-compatible port expanders with a choice of input ports, open-drain I/O ports, and push-pull output ports (see Table 1).

The MAX7326 is available in 24-pin QSOP and TQFN packages and is specified over the -40°C to +125°C automotive temperature range.

| Cell Phones | Notebooks       |
|-------------|-----------------|
| SAN/NAS     | Satellite Radio |
| Servers     | Automotive      |

### Pin Configurations



### 

### **Features**

- ♦ 400kHz I<sup>2</sup>C Serial Interface
- +1.71V to +5.5V Operating Voltage
- 12 Push-Pull Outputs Rated at 20mA Sink Current
- ♦ 4 Input Ports with Matchable Latching Transition Detection
- Input Ports are Overvoltage Protected to +6V
- Transient Changes are Latched, Allowing Detection Between Read Operations
- INT Output Alerts Change on Any Selection of Inputs
- AD0 and AD2 Inputs Select from 16 Slave Addresses
- Low 0.6µA Standby Current
- ♦ -40°C to +125°C Temperature Range

# PARTTEMP RANGEPIN-<br/>PACKAGEPKG<br/>CODEMAX7326AEG+-40°C to +125°C24 QSOPE24-1MAX7326ATG+-40°C to +125°C24 TQFN-EP\*<br/>(4mm x 4mm)T-2444-3

+Denotes lead-free package.

\*EP = Exposed paddle.

### **Selector Guide**

**Ordering Information** 

| PART    | INPUTS  | INTERRUPT<br>MASK | OPEN-<br>DRAIN<br>OUTPUTS | PUSH-PULL<br>OUTPUTS |
|---------|---------|-------------------|---------------------------|----------------------|
| MAX7324 | 8       | Yes               | _                         | 8                    |
| MAX7325 | Up to 8 |                   | Up to 8                   | 8                    |
| MAX7326 | 4       | Yes —             |                           | 12                   |
| MAX7327 | Up to 4 | _                 | Up to 4                   | 12                   |

Typical Application Circuit and Functional Diagram appear at end of data sheet.

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### Downloaded from **Elcodis.com** electronic components distributor

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

| Supply Voltage V+                   | 0.3V to +6V       |
|-------------------------------------|-------------------|
| SCL, SDA, ADO, AD2, RST, INT, 12-15 | 0.3V to +6V       |
| 00, 01, 06–015                      | 0.3V to V+ + 0.3V |
| 00, 01, 06–015 Output Current       | ±25mA             |
| SDA Sink Current                    | 10mA              |
| INT Sink Current                    | 10mA              |
| Total V+ Current                    | 50mA              |
| Total GND Current                   | 100mA             |

| Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) |
|---|
| 24-Pin QSOP (derate 9.5mW/°C over +70°C)761.9mW       |
| 24-Pin TQFN (derate 20.8mW/°C over +70°C)1666.7mW     |
| Operating Temperature Range40°C to +125°C             |
| Junction Temperature+150°C                            |
| Storage Temperature Range65°C to +150°C               |
| Lead Temperature (soldering, 10s)+300°C               |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V + = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at V + = +3.3V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER   | SYMBOL                            | CONDITIONS                                      | ;  | MIN      | ТҮР     | MAX      | UNITS |
|---|-----------------------------------|---|--|----------|---------|----------|-------|
| Operating Supply Voltage                                | V+                                | $T_A = -40^{\circ}C \text{ to } + 125^{\circ}C$ |  | 1.71     |         | 5.50     | V     |
| Power-On Reset Voltage                                  | VPOR                              | V+ falling                                      |  |          |         | 1.6      | V     |
| Standby Current (Interface Idle)                        | ISTB                              | SCL and SDA and other digit                     | al inputs at V+                                |          | 0.6     | 1.9      | μΑ    |
| Supply Current (Interface Running)                      | l+                                | f <sub>SCL</sub> = 400kHz, other digital i      | nputs at V+                                    |          | 23      | 55       | μA    |
| Input High Voltage                                      | VIH                               | V+ < 1.8V                                       |  | 0.8 x V+ |         |          | V     |
| SDA, SCL, AD0, AD2, RST, 12–15                          | VIH                               | V+ ≥ 1.8V                                       |  | 0.7 x V+ |         |          | v     |
| Input Low Voltage                                       | Mu                                | V+ < 1.8V                                       |  |          |         | 0.2 x V+ | V     |
| SDA, SCL, AD0, AD2, RST, I2–I5                          | VIL                               | V+ ≥ 1.8V                                       |  |          |         | 0.3 x V+ | v     |
| Input Leakage Current<br>SDA, SCL, AD0, AD2, RST, I2–I5 | I <sub>IH</sub> , IIL             | SDA, SCL, AD0, AD2, RST, I<br>GND               | SDA, SCL, AD0, AD2, RST, I2–I5 at V+ or<br>GND |          |         |          | μA    |
| Input Capacitance<br>SDA, SCL, AD0, AD2, RST, I2–I5     |                                   |   |  |          | 10      |          | pF    |
|   |                                   | V+ = +1.71V, I <sub>SINK</sub> = 5mA            | QSOP   |          | 90      | 180      |       |
|   |                                   | V + = +1.7 V, ISINK = 511A                      | TQFN   |          | 90      | 230      |       |
|   |                                   | V+ = +2.5V, ISINK = 10mA                        | QSOP   |          | 110     | 210      |       |
| Output Low Voltage                                      | VOL                               | V = +2.5V, $ISINK = 1011A$                      | TQFN   | 110 2    |         | 260      |       |
| 00, 01, 06–015  | VOL                               | V+ = +3.3V, I <sub>SINK</sub> = 15mA            | QSOP   |          | 130     | 230      | mV    |
|   |                                   | V+ = +0.0V, ISINK = 1011/V                      | TQFN   |          | 130     | 280      |       |
|   |                                   | V+ = +5V, ISINK = 20mA                          | QSOP   |          | 140     | 250      |       |
|   |                                   | VI = 10V, ISINK = 2011/1                        | TQFN   |          | 140     | 300      |       |
|   |                                   | V + = +1.71V, ISOURCE = 2m,                     | Ą  | V+ - 250 | V+ - 30 | )        |       |
| Output High Voltage                                     | Vou                               | $V + = +2.5V$ , $I_{SOURCE} = 5mA$              |  | V+ - 360 | V+ - 30 | )        | mV    |
| 00, 01, 06–015  | VOH                               | V + = +3.3V, ISOURCE = 5mA                      | V+ - 260                                       | V+ - 30  | )       | IIIV     |       |
|   | $V + = +5V$ , $I_{SOURCE} = 10mA$ |   |  | V+ - 360 | V+ - 30 | )        |       |
| Output Low Voltage SDA                                  | Volsda                            | I <sub>SINK</sub> = 6mA                         |  |          |         | 250      | mV    |
| Output Low Voltage INT                                  | VOLINT                            | I <sub>SINK</sub> = 5mA                         |  |          | 130     | 250      | mV    |
| Port Input Pullup Resistor                              | R <sub>PU</sub>                   |   |  | 25       | 40      | 55       | kΩ    |

### PORT AND INTERRUPT INT TIMING CHARACTERISTICS

 $(V + = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V + = +3.3V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                | SYMBOL | CONDITIONS             | MIN | ТҮР | MAX | UNITS |
|--|--------|------------------------|-----|-----|-----|-------|
| Port Output Data Valid                   | tppv   | $C_{L} \leq 100 pF$    |     |     | 4   | μs    |
| Port Input Setup Time                    | tpsu   | $C_{L} \leq 100 pF$    | 0   |     |     | μs    |
| Port Input Hold Time                     | tрн    | $C_{L} \leq 100 pF$    | 4   |     |     | μs    |
| INT Input Data Valid Time                | tıv    | $C_{L} \leq 100 pF$    |     |     | 4   | μs    |
| INT Reset Delay Time from STOP           | tıp    | $C_{L} \leq 100 pF$    |     |     | 4   | μs    |
| INT Reset Delay Time from<br>Acknowledge | tıR    | C <sub>L</sub> ≤ 100pF |     |     | 4   | μs    |

### TIMING CHARACTERISTICS

 $(V + = +1.71V \text{ to } +5.5V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V + = +3.3V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER   | SYMBOL              | CONDITIONS   | MIN | ТҮР                       | МАХ | UNITS |
|---|---------------------|--------------|-----|---------------------------|-----|-------|
| Serial Clock Frequency                                | fSCL                |              |     |                           | 400 | kHz   |
| Bus Free Time Between a STOP<br>and a START Condition | tBUF                |              | 1.3 |                           |     | μs    |
| Hold Time (Repeated) START<br>Condition               | <sup>t</sup> HD,STA |              | 0.6 |                           |     | μs    |
| Repeated START Condition<br>Setup Time                | tsu,sta             |              | 0.6 |                           |     | μs    |
| STOP Condition Setup Time                             | tsu,sto             |              | 0.6 |                           |     | μs    |
| Data Hold Time  | thd,dat             | (Note 2)     |     |                           | 0.9 | μs    |
| Data Setup Time                                       | tsu,dat             |              | 100 |                           |     | ns    |
| SCL Clock Low Period                                  | tLOW                |              | 1.3 |                           |     | μs    |
| SCL Clock High Period                                 | thigh               |              | 0.7 |                           |     | μs    |
| Rise Time of Both SDA and SCL<br>Signals, Receiving   | t <sub>R</sub>      | (Notes 3, 4) |     | 20 +<br>0.1C <sub>b</sub> | 300 | ns    |
| Fall Time of Both SDA and SCL<br>Signals, Receiving   | tF                  | (Notes 3, 4) |     | 20 +<br>0.1C <sub>b</sub> | 300 | ns    |
| Fall Time of SDA Transmitting                         | tf,tx               | (Notes 3, 4) |     | 20 +<br>0.1C <sub>b</sub> | 250 | ns    |
| Pulse Width of Spike Suppressed                       | tsp                 | (Note 5)     |     | 50                        |     | ns    |
| Capacitive Load for Each<br>Bus Line                  | Cb                  | (Note 3)     |     |                           | 400 | pF    |
| RST Pulse Width                                       | tw                  |              | 500 |                           |     | ns    |
| RST Rising to START Condition Setup Time              | <b>T</b> RST        |              | 1   |                           |     | μs    |

Note 1: All parameters are tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.


Note 3: Guaranteed by design.

Note 4:  $C_b$  = total capacitance of one bus line in pF. I<sub>SINK</sub> ≤ 6mA. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V+ and 0.7 x V+.

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

**MAX7326** 

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 



### **Typical Operating Characteristics**

**Pin Description** 

/N/XI/N

| P                      | PIN NAME             |                   | FUNCTION   |
|------------------------|----------------------|-------------------|--|
| QSOP                   | TQFN                 | NAME              | FUNCTION   |
| 1                      | 22                   | ĪNT               | Interrupt Output, Active Low. INT is an open-drain output.   |
| 2                      | 23                   | RST               | Reset Input, Active Low. Drive RST low to clear the 2-wire interface.  |
| 3, 21                  | 24, 18               | AD2, AD0          | Address Inputs. Select device slave address with AD0 and AD2. Connect AD0 and AD2 to either GND, V+, SCL, or SDA to give four logic combinations (see Tables 2 and 3). |
| 4, 5, 10,<br>11, 13–20 | 1, 2, 7, 8,<br>10–17 | 00, 01,<br>06–015 | Output Ports. These push-pull outputs are rated at 20mA.   |
| 6–9                    | 3–6                  | 12–15             | Input Ports. I2 and I5 are CMOS-logic inputs protected to +6V.   |
| 12                     | 9                    | GND               | Ground   |
| 22                     | 19                   | SCL               | I <sup>2</sup> C-Compatible Serial-Clock Input   |
| 23                     | 20                   | SDA               | I <sup>2</sup> C-Compatible Serial-Data I/O  |
| 24                     | 21                   | V+                | Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.  |
| —                      | EP                   | EP                | Exposed Paddle. Connect exposed paddle to GND.   |

### **Detailed Description**

#### MAX7319-MAX7329 Family Comparison

The MAX7324–MAX7327 family consists of four pincompatible, 16-port expanders that integrate the functions of the MAX7320 and one of either the MAX7319, MAX7321, MAX7322, or MAX7323.

### **Functional Overview**

The MAX7326 is a general-purpose port expander operating from a +1.71V to +5.5V supply that provides 12 push-pull output ports with 20mA sink, 10mA source drive capability, and four CMOS input ports that are overvoltage protected to +6V. The MAX7326 is rated to

sink a total of 100mA and source a total of 50mA from all 12 combined outputs.

The MAX7326 is set to two of 32 I<sup>2</sup>C slave addresses (see Tables 2 and 3) using address inputs AD0 and AD2, and is accessed over an I<sup>2</sup>C serial interface up to 400kHz. Eight outputs use a different slave address from the other four outputs and four inputs. Eight push-pull outputs, O8–O15, use the 101xxxx addresses while the four outputs O0, O1, O6, and <u>O7</u> and inputs I2–I5 use addresses with 110xxxx. The RST input clears the serial interface in case of a bus lockup, terminating any serial transaction to or from the MAX7326.

| PART      | I <sup>2</sup> C<br>SLAVE<br>ADDRESS | INPUTS  | INPUT<br>INTERRUPT<br>MASK | OPEN-<br>DRAIN<br>OUTPUTS | PUSH-<br>PULL<br>OUTPUTS | CONFIGURATION   |
|-----------|--------------------------------------|---------|----------------------------|---------------------------|--------------------------|---|
| 16-PORT E | XPANDERS                             |         |                            |                           |                          |   |
| MAX7324   |                                      | 8       | Yes                        |                           | 8                        | <ul> <li>8 inputs and 8 push-pull outputs version:</li> <li>8 input ports with programmable latching transition detection interrupt and selectable pullups.</li> <li>8 push-pull outputs with selectable default logic levels.</li> <li>Offers maximum versatility for automatic input monitoring. An interrupt mask selects which inputs cause an interrupt on transitions, and transition flags identify which inputs have changed (even if only for a transient) since the ports were last read.</li> </ul>  |
| MAX7325   | 101xxxx<br>and<br>110xxxx            | Up to 8 |                            | Up to 8                   | 8                        | <ul> <li>8 I/O and 8 push-pull outputs version:</li> <li>8 open-drain I/O ports with latching transition detection interrupt and selectable pullups.</li> <li>8 push-pull outputs with selectable default logic levels.</li> <li>Open-drain outputs can level shift the logic-high state to a higher or lower voltage than V+ using external pullup resistors, but pullups draw current when output is low. Any open-drain port can be used as an input by setting the open-drain output to logic-high. Transition flags identify which open-drain port inputs have changed (even if only for a transient) since the ports were last read.</li> </ul> |

### Table 1. MAX7319–MAX7329 Family Comparison

Table 1. MAX7319–MAX7329 Family Comparison (continued)

**MAX7326** 

#### I<sup>2</sup>C INPUT OPEN-PUSH-PART SLAVE PULL INPUTS INTERRUPT DRAIN CONFIGURATION ADDRESS MASK OUTPUTS OUTPUTS 4 input-only, 12 push-pull output versions: 4 input ports with programmable latching transition detection interrupt and selectable pullups. 12 push-pull outputs with selectable default logic levels. **MAX7326** 4 Yes 12 Offers maximum versatility for automatic input monitoring. An interrupt mask selects which inputs cause an interrupt on transitions, and transition flags identify which inputs have changed (even if only for a transient) since the ports were last read. 101xxxx 4 I/O, 12 push-pull output versions: and 4 open-drain I/O ports with latching transition 110xxxx detection interrupt and selectable pullups. 12 push-pull outputs with selectable default logic levels. **MAX7327** Up to 4 Up to 4 12 Open-drain outputs can level shift the logic-high state to a higher or lower voltage than V+ using external pullup resistors, but pullups draw current when output is low. Any open-drain port can be used as an input by setting the open-drain output to logichigh. Transition flags identify which open-drain port inputs have changed (even if only for a transient) since the ports were last read. 8-PORT EXPANDERS Input-only versions: MAX7319 110xxxx 8 Yes 8 input ports with programmable latching transition detection interrupt and selectable pullups. Output-only versions: MAX7320 8 push-pull outputs with selectable power-up default 101xxxx 8 levels. I/O versions: MAX7321 110xxxx Up to 8 Up to 8 8 open-drain I/O ports with latching transition detection interrupt and selectable pullups. 4 input-only, 4 output-only versions: 4 input ports with programmable latching transition MAX7322 detection interrupt and selectable pullups. 110xxxx 4 4 Yes 4 push-pull outputs with selectable power-up default levels.

M/IXI/M

| PART               | I <sup>2</sup> C<br>SLAVE<br>ADDRESS | INPUTS  | INPUT<br>INTERRUPT<br>MASK | OPEN-<br>DRAIN<br>OUTPUTS | PUSH-<br>PULL<br>OUTPUTS | CONFIGURATION   |
|--------------------|--------------------------------------|---------|----------------------------|---------------------------|--------------------------|---|
| MAX7323            | 110xxxx                              | Up to 4 |                            | Up to 4                   | 4                        | <ul> <li>4 I/O, 4 output-only versions:</li> <li>4 open-drain I/O ports with latching transition detection interrupt and selectable pullups.</li> <li>4 push-pull outputs with selectable power-up default levels.</li> </ul> |
| MAX7328<br>MAX7329 | 0100xxx<br>0111xxx                   | Up to 8 | _                          | Up to 8                   | _                        | 8 open-drain I/O ports with nonlatching transition detection interrupt and pullups on all ports.  |

Table 1. MAX7319–MAX7329 Family Comparison (continued)

When the MAX7326 is read through the serial interface, the actual logic levels at the ports are read back.

The four input ports offer latching transition detection functionality. All input ports are continuously monitored for changes. An input change sets 1 of 4 flag bits that identify the changed input(s). All flags are cleared upon a subsequent read or write transaction to the MAX7326.

A latching interrupt output, INT, is programmed to flag input data changes on the four input ports through an interrupt mask register. By default, data changes on any input port force INT to a logic-low. The interrupt output INT and all transition flags are deasserted when the MAX7326 is next accessed through the serial interface.

Internal pullup resistors to V+ are selected by the address select inputs, AD0 and AD2. Pullups are enabled on the input ports in groups of two (see Table 2).

#### **Initial Power-Up**

On power-up, the transition detection logic is reset, and INT is deasserted. The interrupt mask register is set to 0x3C, enabling the interrupt output for transitions on all four input ports. The transition flags are cleared to indicate no data changes. The power-up default states of the 12 push-pull outputs are set according to the I<sup>2</sup>C slave address selection inputs, AD0 and AD2 (see Tables 2 and 3). Pullups are enabled on the input port in groups of two (see Table 2).

#### **Power-On Reset (POR)**

The MAX7326 contains an integral POR circuit that ensures all registers are reset to a known state on power-up. When V+ rises above V<sub>POR</sub> (1.6V max), the POR circuit releases the registers and 2-wire interface for normal operation. When V+ drops below V<sub>POR</sub>, the MAX7326 resets all output register contents to the POR defaults (Tables 2 and 3).

### **RST** Input

The active-low  $\overline{\text{RST}}$  input operates as a reset that voids any I<sup>2</sup>C transaction involving the MAX7326 and forcing the MAX7326 into the I<sup>2</sup>C STOP condition. The reset action does not clear the interrupt output ( $\overline{\text{INT}}$ ).

#### **Standby Mode**

When the serial interface is idle, the MAX7326 automatically enters standby mode, drawing minimal supply current.

### Slave Address, Power-Up Default Logic Levels, and Input Pullup Selection

Address inputs ADO and AD2 determine the MAX7326 slave address and select which inputs have pullup resistors. Pullups are enabled on the input ports in groups of two (see Table 2).

The MAX7326 slave address is determined on each I<sup>2</sup>C transmission, regardless of whether the transmission is actually addressing the MAX7326. The MAX7326 distinguishes whether address inputs AD0 and AD2 are connected to SDA or SCL instead of fixed logic levels V+ or GND during this transmission. This means that the MAX7326 slave address can be configured dynamically in the application without cycling the device supply.

On initial power-up, the MAX7326 cannot decode address inputs AD0 and AD2 fully until the first I<sup>2</sup>C transmission. This is important because the address selection is used to determine the power-up logic state (output low or I/O high), and whether pullups are enabled. However, at power-up, the I<sup>2</sup>C SDA and SCL bus interface lines are high impedance at the pins of every device (master or slave) connected to the bus, including the MAX7326. This is guaranteed as part of the I<sup>2</sup>C specification. Therefore, when address inputs AD0 and AD2 are connected to SDA or SCL during power-up, they appear to be connected to V+. The port

| -   | IN<br>ECTION |            | C  | DEVIC | E ADI | DRES | s  |    |    | PORT POWER-UP DEFAULT |           |     |         |    |          |     |      |                                       | NPUT | r pul | LUP.    | LUPS ENABLED |     |                   |       |   |         |  |     |
|-----|--------------|------------|----|-------|-------|------|----|----|----|-----------------------|-----------|-----|---------|----|----------|-----|------|---------------------------------------|------|-------|---------|--------------|-----|-------------------|-------|---|---------|--|-----|
| AD2 | AD0          | <b>A</b> 6 | A5 | A4    | A3    | A2   | A1 | A0 | 07 | 06                    | 15        | 14  | 13      | 12 | 01       | 00  | 07   | 06                                    | 15   | 14    | 13      | 12           | 01  | 00                |       |   |         |  |     |
| SCL | GND          | 1          | 1  | 0     | 0     | 0    | 0  | 0  | 1  | 1                     |           |     |         |    | 0        | 0   |      |                                       | Y    | Y     | —       | —            |     |                   |       |   |         |  |     |
| SCL | V+           | 1          | 1  | 0     | 0     | 0    | 0  | 1  | 1  | 1                     | 1         |     |         |    | 1        | 1   |      | (Å                                    | Y    | Y     | Υ       | Y            |     | <i>i</i>          |       |   |         |  |     |
| SCL | SCL          | 1          | 1  | 0     | 0     | 0    | 1  | 0  | 1  | 1                     |           |     |         |    | 1        | 1   |      | puta                                  | Υ    | Υ     | Υ       | Υ            |     | push-pull outputs |       |   |         |  |     |
| SCL | SDA          | 1          | 1  | 0     | 0     | 0    | 1  | 1  | 1  | 1                     |           |     |         |    | 1        | 1   |      | out                                   | Υ    | Y     | Υ       | Υ            |     | out               |       |   |         |  |     |
| SDA | GND          | 1          | 1  | 0     | 0     | 1    | 0  | 0  | 1  | 1                     |           |     |         |    | 0        | 0   | :    | llno                                  | Ilno | Υ     | Υ       |              | _   | :                 | Illuc |   |         |  |     |
| SDA | V+           | 1          | 1  | 0     | 0     | 1    | 0  | 1  | 1  | 1                     |           |     |         |    | 1        | 1   | sh-l | are not enabled for push-pull outputs | sh-l | Υ     | Υ       | Υ            | Υ   | ] .               | l-us  |   |         |  |     |
| SDA | SCL          | 1          | 1  | 0     | 0     | 1    | 1  | 0  | 1  | 1                     |           |     |         |    | 1        | 1   | r bn | r pu                                  | Υ    | Υ     | Υ       | Υ            |     |                   |       |   |         |  |     |
| SDA | SDA          | 1          | 1  | 0     | 0     | 1    | 1  | 1  | 1  | 1                     | la se sta | 1   | 1       |    | <u>q</u> | Υ   | Υ    | Υ                                     | Υ    | ] :   | 0<br>10 |              |     |                   |       |   |         |  |     |
| GND | GND          | 1          | 1  | 0     | 1     | 0    | 0  | 0  | 0  | 0                     |           | ILI | nputs 0 | 0  |          | ple | -    | -                                     |      |       | ] :     | ple          |     |                   |       |   |         |  |     |
| GND | V+           | 1          | 1  | 0     | 1     | 0    | 0  | 1  | 0  | 0                     |           |     |         |    | 1        | 1   |      | ena                                   | —    | —     | Υ       | Υ            |     | not enabled for   |       |   |         |  |     |
| GND | SCL          | 1          | 1  | 0     | 1     | 0    | 1  | 0  | 0  | 0                     |           |     |         |    | 1        | 1   |      | Į                                     | _    | _     | Υ       | Υ            |     | Jot               |       |   |         |  |     |
| GND | SDA          | 1          | 1  | 0     | 1     | 0    | 1  | 1  | 0  | 0                     |           |     |         |    |          | 1   |      | tre r                                 | are  | are   | are     |              | are | —                 | —     | Υ | Υ       |  | are |
| V+  | GND          | 1          | 1  | 0     | 1     | 1    | 0  | 0  | 1  | 1                     |           |     |         |    | 0        | 0   |      | bsd                                   | Y    | Y     | Ι       | Ι            |     | sd                |       |   |         |  |     |
| V+  | V+           | 1          | 1  | 0     | 1     | 1    | 0  | 1  | 1  | 1                     | ]         |     |         |    |          |     |      | 1                                     | 1    | :     | Bullups | Y            | Y   | Υ                 | Y     | : | Pullups |  |     |
| V+  | SCL          | 1          | 1  | 0     | 1     | 1    | 1  | 0  | 1  | 1                     |           |     |         |    | 1        | 1   |      | L.                                    | Υ    | Y     | Υ       | Y            | ] ' | 노                 |       |   |         |  |     |
| V+  | SDA          | 1          | 1  | 0     | 1     | 1    | 1  | 1  | 1  | 1                     |           |     |         |    | 1        | 1   | ]    |                                       | Υ    | Υ     | Y       | Υ            |     |                   |       |   |         |  |     |

### Table 2. MAX7326 Address Map for Ports O0, O1, I2–I5, O6, and O7

selection logic uses AD0 to select whether pullups are enabled for ports I2 and I3, and to set the initial logic level for those ports, and AD2 for ports I4 and I5. The rule is that a logic-high, SDA, or SCL connection selects the pullups and sets the default logic state to high. A logic-low sets the default to low (Tables 2 and 3). This means that the port configuration is correct on power-up for a standard I<sup>2</sup>C configuration, where SDA or SCL are pulled up to V+ by the external I<sup>2</sup>C pullup resistors.

The power-up default states of the 12 push-pull outputs are set according to the  $I^2C$  slave address selection inputs, AD0 and AD2 (Tables 2 and 3).

There are circumstances where the assumption that SDA = SCL = V+ on power-up is not true—for example, in applications in which there is legitimate bus activity during power-up. Also, if SDA and SCL are terminated with pullup resistors to a different supply voltage than the MAX7326's supply voltage, and if that pullup supply rises later than the MAX7326's supply, then SDA or SCL may appear at power-up to be connected to GND. In applications like this, use the four address combinations that are selected by strapping address inputs AD0 and AD2 to V+ or ground (shown in **bold** in Tables 2 and 3). These selections are guaranteed to be correct at power-up, independent of SDA and SCL behavior. If one of the

other 12 address combinations is used, an unexpected combination of pullups might be asserted until the first I<sup>2</sup>C transmission (to any device, not necessarily the MAX7326) is put on the bus, and an unexpected combination of ports may initialize as logic-low outputs instead of inputs or logic-high outputs.

### **Port Inputs**

Port inputs switch at CMOS-logic levels as determined by the expander's supply voltage, and are overvoltage tolerant to +6V, independent of the expander's supply voltage.

### **Port-Input Transition Detection**

All four input ports are monitored for changes since the expander was last accessed through the serial interface. The state of the input ports is stored in an internal "snapshot" register for transition monitoring. The snapshot is continuously compared with the actual input conditions, and if a change is detected for any port input, then an internal transition flag is set for that port. The four port inputs are sampled (internally latched into the snapshot register) and the old transition flags are cleared during the I<sup>2</sup>C acknowledge of every MAX7326 read and write access. The previous port transition flags are read through the serial interface as the second byte of a 2-byte read sequence.



| PIN CON | NECTION |    |    | DEVIC      | E ADD | RESS |    |    |     | OU  | TPUTS | S POW | ER-UP | DEFAU | ILT |    |
|---------|---------|----|----|------------|-------|------|----|----|-----|-----|-------|-------|-------|-------|-----|----|
| AD2     | AD0     | A6 | A5 | <b>A</b> 4 | A3    | A2   | A1 | A0 | 015 | 014 | 013   | 012   | 011   | 010   | 09  | 08 |
| SCL     | GND     | 1  | 0  | 1          | 0     | 0    | 0  | 0  | 1   | 1   | 1     | 1     | 0     | 0     | 0   | 0  |
| SCL     | V+      | 1  | 0  | 1          | 0     | 0    | 0  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| SCL     | SCL     | 1  | 0  | 1          | 0     | 0    | 1  | 0  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| SCL     | SDA     | 1  | 0  | 1          | 0     | 0    | 1  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| SDA     | GND     | 1  | 0  | 1          | 0     | 1    | 0  | 0  | 1   | 1   | 1     | 1     | 0     | 0     | 0   | 0  |
| SDA     | V+      | 1  | 0  | 1          | 0     | 1    | 0  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| SDA     | SCL     | 1  | 0  | 1          | 0     | 1    | 1  | 0  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| SDA     | SDA     | 1  | 0  | 1          | 0     | 1    | 1  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| GND     | GND     | 1  | 0  | 1          | 1     | 0    | 0  | 0  | 0   | 0   | 0     | 0     | 0     | 0     | 0   | 0  |
| GND     | V+      | 1  | 0  | 1          | 1     | 0    | 0  | 1  | 0   | 0   | 0     | 0     | 1     | 1     | 1   | 1  |
| GND     | SCL     | 1  | 0  | 1          | 1     | 0    | 1  | 0  | 0   | 0   | 0     | 0     | 1     | 1     | 1   | 1  |
| GND     | SDA     | 1  | 0  | 1          | 1     | 0    | 1  | 1  | 0   | 0   | 0     | 0     | 1     | 1     | 1   | 1  |
| V+      | GND     | 1  | 0  | 1          | 1     | 1    | 0  | 0  | 1   | 1   | 1     | 1     | 0     | 0     | 0   | 0  |
| V+      | V+      | 1  | 0  | 1          | 1     | 1    | 0  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| V+      | SCL     | 1  | 0  | 1          | 1     | 1    | 1  | 0  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |
| V+      | SDA     | 1  | 0  | 1          | 1     | 1    | 1  | 1  | 1   | 1   | 1     | 1     | 1     | 1     | 1   | 1  |

### Table 3. MAX7326 Address Map for Outputs O8–O15

A long read sequence (more than 2 bytes) can be used to poll the expander continuously without the overhead of resending the slave address. If more than 2 bytes are read from the expander, the expander repeatedly returns the 2 bytes of input port data followed by the transition flags. The inputs are repeatedly resampled and the transition flags repeatedly reset for each pair of bytes read. All changes that occur during a long read sequence are detected and reported.

The MAX7326 includes a 4-bit interrupt mask register that selects which inputs generate an interrupt upon change. Each input's transition flag is set when its input changes, independent of the interrupt mask register settings. The interrupt mask register allows the processor to be interrupted for critical events, while the inputs and the transition flags can be polled periodically to detect less-critical events.

The INT output is not reasserted during a read sequence to avoid recursive reentry into an interrupt service routine. Instead, if a data change occurs that would normally cause the INT output to be set, the INT assertion is delayed until the STOP condition. INT is not

reasserted upon a STOP condition if the changed input data is read before the STOP occurs. The INT logic ensures that unnecessary interrupts are not asserted, yet data changes are detected and reported no matter when the change occurs.

#### **Transition-Detection Masks**

The transition-detection logic incorporates a change flag and an interrupt mask bit for each of the four input ports. The four change flags can be read through the serial interface, and the 4-bit interrupt mask is set through the serial interface.

Each port's change flag is set when that port's input changes, and the change flag remains set even if the input returns to its original state. The port's interrupt mask determines whether a change on that input port generates an interrupt. Enable interrupts for high-priority inputs using the interrupt mask. The interrupt allows the system to respond quickly to changes on these inputs. Poll the MAX7326 periodically to monitor less-important inputs. The change flags indicate whether a permanent or transient change has occurred on any input since the MAX7326 was last accessed.

### Serial Interface Serial Addressing

The MAX7326 operates as a slave that sends and receives data through an I<sup>2</sup>C interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). The master initiates all data transfers to and from the MAX7326 and generates the SCL clock that synchronizes the data transfer (Figure 1).

SDA operates as both an input and an open-drain output. A pullup resistor, typically  $4.7k\Omega$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically  $4.7k\Omega$ , is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition sent by a master, followed by the MAX7326's 7-bit slave

addresses plus R/W bits, 1 or more data bytes, and finally a STOP condition (Figure 2).

#### START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 2).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 3).




Figure 1. 2-Wire Serial-Interface Timing Details




Figure 2. START and STOP Conditions




Figure 3. Bit Transfer

#### Acknowledge

The acknowledge bit is a clocked 9th bit the recipient uses to acknowledge receipt of each byte of data (Figure 4). Each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7326, the MAX7326 generates the acknowledge bit because the device is the recipient. When the MAX7326 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX7326 has two different 7-bit slave addresses (Figure 5). The addresses are different to communicate to the eight push-pull outputs, O8-O15, or the other eight I/Os. The 8th bit following the 7-bit slave address is the R/W bit. It is low for a write command and high for a read command.

The first (A6), second (A5), and third (A4) bits of the MAX7326 slave address are always 1, 1, and 0 (O0, O1,




Figure 4. Acknowledge

I2–I5, O6, and O7) or 1, 0, and 1 (O8–O15). Connect AD0 and AD2 to GND, V+, SDA, or SCL to select slave address bits A3, A2, A1, and A0. The MAX7326 has 16 possible slave addresses (Tables 2 and 3), allowing up to 16 MAX7326 devices on an I<sup>2</sup>C bus.

#### Accessing the MAX7326

The MAX7326 is accessed though an I<sup>2</sup>C interface. The MAX7326 provides two different 7-bit slave addresses for either the group A of eight ports (O0, O1, I2–I5, O6, O7) or the group B of eight ports (O8–O15). See Tables 2 and 3.

A **single-byte read** from the group A ports of the MAX7326 returns the status of the four input ports and four output ports (read back as inputs), and clears both the internal transition flags and the INT output when the master acknowledges the salve address byte. A single-byte read from the group B ports of the MAX7326 returns the status of the eight output ports, read back as inputs.

A **2-byte read** from the group A ports of the MAX7326 returns the status of the four input ports (as for a singlebyte read), followed by the four transition flags for the four input ports and four output ports. The internal transition flags and the  $\overline{\text{INT}}$  output are cleared when the master acknowledges the slave address byte, but the previous transition flag data is sent as the second byte. A 2-byte read from the group B ports of the MAX7326 repeatedly returns the status of the eight output ports, read back as inputs.

A **multibyte read** (more than 2 bytes before the I<sup>2</sup>C STOP bit) from the group A ports of the MAX7326 repeatedly returns the port data, followed by the transition flags. As the data is resampled for each transmission, and the transition flags are reset each time, a multibyte read continuously returns the current data and identifies any changing input ports.




Figure 5. Slave Address

///XI///

If a port input data change occurs during the read sequence, then  $\overline{\rm INT}$  is reasserted during the I<sup>2</sup>C STOP bit. The MAX7326 does not generate another interrupt during a single-byte or multibyte read.

Input port data is sampled during the preceding I<sup>2</sup>C acknowledge bit (the acknowledge bit for the I<sup>2</sup>C slave address in the case of a single-byte or 2-byte read).

A multibyte read (more than 2 bytes before the I<sup>2</sup>C STOP bit) from the group B ports of the MAX7326 repeatedly returns the status of the eight output ports, read back as inputs.

A **single-byte write** to the group A ports of the MAX7326 sets the logic state of the four I/O ports and the 4-bit interrupt mask register and clears both the internal transition flags and INT output when the master acknowledges the slave address byte.

A single-byte write to the output ports of the MAX7326 sets the logic state of all eight ports.

A **multibyte write** to the group A ports of the MAX7326 repeatedly sets the logic state of the four I/O ports and interrupt mask register.

A multibyte write to the group B ports of the MAX7326 repeatedly sets the logic state of all eight ports.

#### Reading from the MAX7326

A read from the group A ports of the MAX7326 starts with the master transmitting the port group's slave address with the R/W bit set to high. The MAX7326 acknowledges the slave address and samples the ports (takes a snapshot) during the acknowledge bit. INT goes high (high impedance if an external pullup resistor is not fitted) during the slave address acknowledge. The master can then issue a STOP condition after the acknowledge (Figure 6). The snapshot is not taken, and the INT status remains unchanged if the master terminates the serial transaction with no acknowledge.

Typically, the master reads 1 or 2 bytes from the MAX7326 with each byte being acknowledged by the master upon reception.

The master can read one byte from the group A ports of the MAX7326 and issues a STOP condition (Figure 6). In this case, the MAX7326 transmits the current port data, clears the transition flags, and resets the transition detection. INT goes high (high impedance if an external pullup resistor is not fitted) during the slave address acknowledge. The new snapshot data is the current port data transmitted to the master, and therefore, port changes occuring during the transmission are detected. INT remains high until the STOP condition.




Figure 6. Reading Group A Ports of the MAX7326 (1 Data Byte)

The master can read 2 bytes from the group A ports of the MAX7326 and then issues a STOP condition (Figure 7). In this case, the MAX7326 transmits the current port data, followed by the transition flags. The transition flags are then cleared, and transition detection restarts. INT goes high (high impedance if an external pullup resistor is not fitted) during the slave acknowledge. The new snapshot data is the current port data transmitted to the master, and therefore, port transitions occuring during the transmission are detected. INT remains high until the STOP condition.

A read from the group B ports of the MAX7326 starts with the master transmitting the group's slave address with the  $R/\overline{W}$  bit set high. The MAX7326 acknowledges the slave address and samples the logic state of the output ports during the acknowledge bit. The master can read one or more bytes from the output ports of the

MAX7326, and then issues a STOP condition (Figure 8). The MAX7326 transmits the current port data, read back from the actual port outputs (not the port output latches) during the acknowledge bit. If a port is forced to a logic state other than its programmed state, the readback reflects this. If driving a capacitive load, the readback port level verification algorithms may need to take the RC rise/fall time into account.

Typically, the master reads one byte from the group B ports of the MAX7326, then issues a STOP condition (Figure 8). However, the master can read two or more bytes from the output ports of the MAX7326, and then issues a STOP condition. In this case, the MAX7326 resamples the port outputs during each acknowledge and transmits the new data each time.




Figure 7. Reading Group A Ports of the MAX7326 (2 Data Bytes)




Figure 8. Reading Group B Ports of the MAX7326

M/XI/M

#### Writing to the MAX7326

A write to the group A ports of the MAX7326 starts with the master transmitting the group's slave address with the R/W bit set low. The MAX7326 acknowledges the slave address and samples the ports during the acknowledge. INT goes high (high impedance if an external pullup resistor is not fitted) during the slave address acknowledge. The master can then issue a STOP condition after the acknowledge (Figure 6), but typically the master proceeds to transmit one or more bytes of data. The MAX7326 acknowledges these subsequent bytes of data and updates the four output ports and the 4-bit interrupt mask register with each new byte until the master issues a STOP condition (Figure 9). A write to the group B ports of the MAX7326 starts with the master transmitting the group's slave address with the  $R/\overline{W}$  bit set low. The MAX7326 acknowledges the slave address and samples the ports during the acknowledge bit. The master can now transmit one or more bytes of data. The MAX7326 acknowledges these subsequent bytes of data and updates the corresponding group's ports with each new byte until the master issues a STOP condition (Figure 10).




Figure 9. Writing to the Group A Ports of the MAX7326




Figure 10. Writing to the Group B Ports of the MAX7326

### \_Applications Information

#### Port Input and I<sup>2</sup>C Interface Level Translation from Higher or Lower Logic Voltages

The MAX7326's SDA, SCL, AD0, AD2, RST, INT, and I2–I5 are overvoltage protected to +6V independent of V+. This allows the MAX7326 to operate from a lower supply voltage, such as +3.3V, while the I<sup>2</sup>C interface and/or any of the four input ports are driven from a higher logic level, such as +5V.

The MAX7326 can operate from a higher supply voltage, such as +3V, while the I<sup>2</sup>C interface and/or some of the four input ports I2–I5 are driven from a lower logic level, such as +2.5V. For V+ < 1.8V, apply a minimum voltage of 0.8 x V+ to assert a logic-high on any input. For V+  $\geq$  1.8V, apply a voltage of 0.7 x V+ to assert a logic-high. For example, a MAX7326 operating from a +5V supply may not recognize a +3.3V nominal logic-high. One solution for input level translation is to drive the MAX7326 inputs from open-drain outputs. Use a pullup resistor to V+ or a higher supply to ensure a high logic voltage of greater than 0.7 x V+.

### **Port Output Signal Level Translation**

Each of the push-pull output ports (O0, O1, and O6–O15) has protection diodes to V+ and GND (Figure 11). When a port output is driven to a voltage higher

than V+ or below GND, the appropriate protection diode clamps the output to a diode drop above V+ or below GND. Do not overvolt output ports O0, O1, and O6–O15. When the MAX7326 is powered down (V+ = 0), each output port appears as a diode clamp to GND (Figure 11).

Each of the four input ports I2–I5 has a protection diode to GND (Figure 12). When a port input is driven to a voltage lower than GND, the protection diode clamps the output to a diode drop below GND.

Each of the four input ports (I2–I5) also has a  $40k\Omega$  (typ) pullup resistor that can be enabled or disabled. When a port input is driven to a voltage higher than V+, the body diode of the pullup enable switch conducts and the  $40k\Omega$  pullup resistor is enabled. When the MAX7326 is powered down (V+ = 0), each input port appears as a  $40k\Omega$  resistor in series with a diode connected to zero. Input ports are protected to +6V under any of these circumstances (Figure 12).

### **Driving LED Loads**

When driving LEDs from one of the 12 output ports (O0, O1, or O6–O15), a resistor must be fitted in series with the LED to limit the LED current to no more than 20mA. Connect the LED cathode to the MAX7326 port, and the LED anode to V+ through the series current-limiting resistor,  $R_{LED}$ . Set the port output low to light the LED.




Figure 11. MAX7326 Push-Pull Output Port Structure




Figure 12. MAX7326 Input Port Structure



Choose the resistor value according to the following formula:

RLED = (VSUPPLY - VLED - VOL) / ILED

where:

 $\mathsf{R}_{\mathsf{LED}}$  is the resistance of the resistor in series with the LED  $(\Omega).$ 

VSUPPLY is the supply voltage used to drive the LED (V).

VLED is the forward voltage of the LED (V).

 $V_{\text{OL}}$  is the output low voltage of the MAX7326 when sinking  $I_{\text{LED}}\left(V\right).$ 

ILED is the desired operating current of the LED (A).

For example, to operate a 2.2V red LED at 10mA from a +5V supply:

$$R_{LED} = (5 - 2.2 - 0.1) / 0.01 = 270\Omega$$


#### **Driving Load Currents Higher than 20mA**

The MAX7326 can be used to drive loads such as relays that draw more than 20mA by paralleling outputs. Use at least one output per 20mA of load current; for example, a 5V, 330mW relay draws 66mA and therefore requires four paralleled outputs. Any combination of outputs can be used as part of a load-sharing design, because any combination of ports can be set or cleared at the same time by writing to the MAX7326. Do not exceed a total sink current of 100mA for the device.

The MAX7326 must be protected from the negativevoltage transient generated when switching off inductive loads (such as relays) by connecting a reverse-biased diode across the inductive load. Choose the peak current for the diode to be greater than the inductive load's operating current.

#### **Power-Supply Considerations**

The MAX7326 operates with a supply voltage of +1.71V to +5.5V over the  $-40^{\circ}C$  to  $+125^{\circ}C$  temperature range. Bypass the supply to GND with a ceramic capacitor of at least  $0.047\mu$ F as close as possible to the device. For the TQFN version, additionally connect the exposed paddle to GND.



### \_Functional Diagram


#### <u>3.3V</u> V+ μC SCL SCL SDA SDA Þ 015 RST RST Þ 014 INT INT 013 //IXI//I 012 MAX7326 011 OUTPUT OUTPUT 010 OUTPUT 09 08 OUTPUT 07 OUTPUT 06 OUTPUT 15 INPUT 14 INPUT 13 INPUT 12 INPUT AD0 01 OUTPUT AD2 00 OUTPUT GND Ŧ

**Typical Application Circuit** 

**MAX7326** 

### ntinued)


### \_Chip Information



PROCESS: BICMOS

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)


|  |  |   |  |  | 10N  | DIME   | II2N   | SNC  |  |   |   |  |   |                                      |                             |      | E       | XPDS   | SED  | PAD              | VAR  | ITAI   | :ONS |         |
|--|--|---|--|--|--|--|--|--|--|---|---|--|---|--------------------------------------|-----------------------------|------|---------|--------|------|------------------|------|--------|------|---------|
| PKG  | 12   | 2L 4×   | 4  | 16   | L 4x   | 4  | 20   | )L 4x  | 4  | 2   | 4L 4>   | <b>‹4</b>                                      | 28  | BL 4×                                | (4                          | 11   | PKG.    |        | D2   |                  |      | E2     |      | DOWN    |
| REF.   | MIN.   | NDM.  | MAX.   | MIN.   | NDM.   | MAX.   | MEN.   | NDM.   | MAX.   | MIN.  | NDM.  | MAX.   | MIN.  | NDM.                                 | MAX.                        | 11   | CÜDES   | MIN.   | NDM. | MAX.             | MIN. | NDM.   | MAX. | ALLOVEI |
| A  | 0.70   | 0.75  | 0.80   | 0.70   | 0.75   | 0.90   | 0.70   | 0.75   | 0.80   | 0.70  | 0.75  | 0.80   | 0.70  | 0.75                                 | 0.80                        |      | T1244-3 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | YES     |
| A1   | 0.0  | 0.02  | 0.05   | 0.0  | 20,0   | 0.05   | 0.0  | 0.02   | 0,05   | 0,0   | 0.02  | 0.05   | 0,0   | 20.0                                 | 0.05                        |      | T1244-4 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | ND      |
| A2   | 0  | .20 RE  | F  | 0  | 20 RE  | F  | 0.   | 20 RE  | F  | 0   | .20 RE  | F  | 0   | 20 RE                                | F                           |      | T1644-3 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | YES     |
| b  | 0.25   | 0.30  | 0.35   | 0.25   | 0.30   | 0.35   | 0.20   | 0.25   | 0.30   | 0.18  | 0.23  | 0.30   | 0.15  | 0.20                                 | 0.25                        |      | T1644-4 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | ND      |
| D  | 3,90   |   | 4.10   | 3.90   | 4.00   | 4.10   | 3.90   |  | 4.10   | 3.90  | 4.00  |  | 3.90  | 4.00                                 | 4.10                        |      | T2044-2 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | YES     |
| E  | 3.90   |   | 4.10   | 3.90   | 4.00   | 4.10   | 3.90   |  | 4.10   | 3.90  | 4.00  |  | 3.90  | 4.00                                 | 4.10                        | ┨┟   | T2044-3 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | ND      |
| e .  |  | 0.80 BS   | -  |  | 65 BS  |  |  | 50 BS  | c.   |   | ).50 BS   | ;c.  |   | 1.40 BS                              | -                           | ┨┟   | T2444-2 | 1.95   | 2.10 | 2.25             | 1.95 | 2.10   | 2.25 | YES     |
| <u>k</u>   | 0.25   | -   | -  | 0.25<br>0.45   | -  | -  | 0.25   | -  | - 0.65   | 0.25  | -   | 0.50   | 0.25  | -                                    | -                           | ┨┟   | T2444-3 | 2.45   | 2.60 | 2.63             | 2.45 | 2.60   | 2.63 | YES     |
|  | 0.45   | 0.55  | 0.65   | 0.43   |  | 0.65   | 0.40   | 0.55   | 0.65   | 0.30  | 0.40  | 0.50   | 0.30  | 0.40                                 | 0.50                        | ┨┟   | T2444-4 | 2.45   | 2.60 | 2.63             | 2.45 | 2.60   | 2.63 |         |
| ND   |  | 12<br>3   |  |  | 16<br>4  |  |  | 20   |  | <u> </u>  | <u>24</u><br>6  |  | <u> </u>  | 28                                   |                             | 1 1  | T2844-1 | 2.50   | 2.60 | 2.70             | 2.50 | 2.60   | 2.70 | ND      |
| NE   |  | 3   |  |  | 4  |  |  | 5  |  |   | 6   |  |   | 7                                    |                             |      |         |        |      |                  |      |        |      |         |
| Jedec<br>Vor.  | -  | VGGB  |  |  | VGGC   |  | ,  |  |  | <u> </u>  | WGGD-   |  |   | VGGE                                 |                             |      |         |        |      |                  |      |        |      |         |
| 2.   | es:<br>Dimens<br>All Di<br>N Is T  | MENSIO  | NS ARE   | IN MI  | LUNET  | ers. A   |  |  |  |   |   |  |   |                                      |                             |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.   | DIMENS<br>ALL DI<br>N IS T<br>THE TE   | Mensioi<br>He tot<br>:Rminal<br>15—1 si   | NS ARE<br>AL NUI<br>#1 ID  | : IN MI<br>MBER (<br>ENTIFIE<br>1. DETA  | LLIMETI<br>DF TERI<br>IR AND   | ers, an<br>Minals,<br>Termin<br>Termin   | NGLES  | are in<br>Imberii<br>Identi  | DEGR   | ees.<br>Nventk<br>Re opt  | IONAL,  | BUT M  | UST BE  | LOCAT                                | TED WITI                    | 'HIN |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.   | DIMENS<br>ALL DI<br>N IS T<br>THE TE<br>JESD 9<br>THE ZO   | Mension<br>He tot<br>(Rminal<br>15—1 si<br>(Ne ine<br>Sion 6  | NS ARE<br>AL NUI<br>. #1 ID<br>PP-012<br>DICATED<br>APPLIE   | in Mi<br>MBER (<br>Entifie<br>!. Deta<br>The   | LUNETI<br>DF TERI<br>IR AND<br>ILS OF<br>TERMIN  | ers, an<br>Minals,<br>Termin<br>Termin<br>Ial #1   | NGLES<br>NAL NIL<br>IAL #1<br>IDENTI   | are in<br>Imberii<br>Identi<br>Fier M  | DEGR<br>Ng Coi<br>Fier Ai<br>Ay Bie  | ees.<br>Nventk<br>Re opt<br>Eithef  | rional,<br>R A Mo                                     | BUT M  | ust be<br>Marke   | ED FEA                               | TED WITH<br>TURE.<br>0.30 m |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>(A)  | DIMENS<br>ALL DI<br>N IS T<br>THE TE<br>JESD 9<br>THE ZO<br>DIMENS   | Mension<br>He tot<br>(Rminal<br>15—1 Si<br>(15—1 Si<br>(15)(15)(15)(15)(15)(15)(15)(15)(15)(15) | NS ARE<br>AL NUI<br>PP-012<br>DICATED<br>APPLIE<br>AL TIP.<br>REFER  | IN MI<br>MBER (<br>ENTIFIE<br>DETA<br>DETA<br>UTHE<br>S TO I   | LUMETI<br>DF TERI<br>ILS OF<br>TERMIN<br>METALU  | ERS. AN<br>MINALS.<br>TERMIN<br>TERMIN<br>IAL #1<br>ZED TE<br>ER OF  | NAL NU<br>NAL NU<br>IAL #1<br>IDENTII<br>RMINAL<br>TERMII                            | ARE IN<br>IMBERII<br>IDENTI<br>FIER M<br>. AND<br>VALS C                                       | I DEGR<br>NG COI<br>FIER AI<br>AY BE<br>IS MEA<br>IS MEA                               | ees,<br>Nventk<br>Re opt<br>Eithef<br>Sured                               | rional,<br>R A MC<br>BETW                             | BUT M<br>XLD OR<br>EEN 0.1                     | UST BE<br>MARKE<br>25 mm                                | ed fea<br>ND                         | TURE.                       |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>(A)  | DIMENS<br>ALL DIM<br>N IS TI<br>THE TE<br>JESD 9<br>THE ZC<br>DIMENS<br>FROM<br>ND ANI<br>DEPOPT   | Mensioi<br>He tot<br>15—1 si<br>DNE ine<br>ion b<br>termin/<br>d ne fi<br>Ulation   | NS ARE<br>TAL NUI<br>PP-012<br>DICATED<br>APPLIE<br>AL TIP.<br>REFER<br>I IS PO  | IN MI<br>MBER (<br>ENTIFIE<br>DETA<br>DETA<br>THE<br>S TO I<br>S TO I<br>DSSIBLE   | LUMETI<br>DF TERI<br>ILS OF<br>TERMIN<br>METALLI<br>IN NUMB  | ers. A<br>minals.<br>Termin<br>termin<br>Val #1<br>Zed te<br>er of<br>Symme  | NGLES<br>NAL NU<br>IAL #1<br>IDENTII<br>RMINAL<br>TERMII                             | ARE IN<br>IDENTI<br>FIER M<br>. AND<br>VALS ()<br>FASHK  | DEGR<br>NG COI<br>FIER AI<br>AY BE<br>IS MEA<br>IS MEA<br>IN EAC<br>DN.                | ees.<br>Nventik<br>Re opt<br>Eithef<br>Sured<br>H d a                     | nonal,<br>R A MC<br>Betwo<br>ND E S                   | BUT M<br>DLD OR<br>EEN 0.:<br>SIDE RE          | UST BE<br>MARKE<br>25 mm<br>ESPECTI                     | E LOCAT<br>ED FEA<br>I AND<br>IVELY, | TURE.                       |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>(A)<br>(A)<br>(A)<br>(A)<br>(A)<br>(A)<br>(A)<br>(A)<br>(A)<br>(A) | Dimens<br>All Dim<br>N IS TI<br>The Te<br>Jesd 9<br>The ZC<br>Dimens<br>FROM<br>ND ANI   | MENSION<br>HE TOT<br>RMINAL<br>5-1 SI<br>SNE INE<br>SION 6<br>TERMIN/<br>D NE F<br>ULATION<br>VARITY<br>IG CON  | NS ARE<br>TAL NUE<br>PP-012<br>DICATED<br>APPLIE<br>AL TIP.<br>REFER<br>I IS PO<br>APPLIE<br>IFORMS  | IN MI<br>MBER (<br>ENTIFIE<br>DETA<br>DETA<br>THE<br>STO I<br>SSIBLE<br>STO I<br>TO JE   | LUMETI<br>DF TER<br>IR AND<br>ILS OF<br>TERMIN<br>METALU<br>IN A<br>IN A<br>IN A<br>IN A<br>IN E EXI   | ers. An<br>minals.<br>Termin<br>termin<br>mal #1<br>Zed te<br>er of<br>symme<br>posed<br>0220,                               | NAL NU<br>NAL NU<br>IDENTI<br>IDENTI<br>RMINAL<br>TERMIN<br>TRICAL<br>HEAT<br>EXCEPT | ARE IN<br>IMBERII<br>IDENTI<br>FIER M<br>AND<br>VALS O<br>FASHK<br>SINK S<br>F FOR             | DEGR<br>NG COI<br>FIER AI<br>AY BE<br>IS MEA<br>IN EAC<br>DN.<br>LUG AS<br>T2444-      | ees,<br>Nventik<br>Re opt<br>Eithef<br>Sured<br>H D A<br>S Well           | nd R A MC<br>Betw<br>ND E S                           | BUT M<br>DLD OR<br>EEN 0.:<br>SIDE RE          | UST BE<br>MARKE<br>25 mm<br>ESPECTI                     | E LOCAT<br>ED FEA<br>I AND<br>IVELY. | TURE.                       |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>4.<br>5.<br>7.<br>6.<br>9.<br>9.                                   | DIMENS<br>ALL DIM<br>N IS THE<br>JESD 9<br>THE ZC<br>DIMENS<br>FROM<br>ND ANI<br>DEPOPH<br>COPLAY<br>DRAWIN  | MENSION<br>HE TOT<br>RMINAL<br>5-1 SI<br>5-1 SI<br>5-1 SI<br>5-1 SI<br>10N b<br>TERMIN/<br>D NE F<br>ULATION<br>NARITY<br>IG CON<br>6 IS FO   | NS ARE<br>(AL NUI)<br>(AL NUI) | IN MI<br>MBER (<br>ENTIFIE<br>DETA<br>DETA<br>THE<br>S TO I<br>S TO I<br>S TO I<br>TO JE<br>KAGE (                                 | LUMETI<br>DF TERI<br>ILS OF<br>TERMIN<br>METALU<br>ILS NUMB<br>ILS | ERS. AN<br>MINALS.<br>TERMIN<br>TERMIN<br>VAL #1<br>ZED TE<br>ER OF<br>SYMME<br>POSED<br>0220,<br>UTION R                    | IGLES  | ARE IN<br>IMBERII<br>IDENTI<br>FIER M<br>AND<br>VALS O<br>FASHK<br>SINK S<br>F FOR             | DEGR<br>NG COI<br>FIER AI<br>AY BE<br>IS MEA<br>IN EAC<br>DN.<br>LUG AS<br>T2444-      | ees,<br>Nventik<br>Re opt<br>Eithef<br>Sured<br>H D A<br>S Well           | nd R A MC<br>Betw<br>ND E S                           | BUT M<br>DLD OR<br>EEN 0.:<br>SIDE RE          | UST BE<br>MARKE<br>25 mm<br>ESPECTI                     | E LOCAT<br>ED FEA<br>I AND<br>IVELY. | TURE.                       |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>4.<br>7.<br>9.<br>9.<br>11.  | DIMENS<br>ALL DIM<br>N IS TI<br>THE TE<br>JESD 9<br>THE ZC<br>DIMENS<br>FROM<br>ND ANI<br>DEPOPTI<br>COPLAY<br>DRAWIN<br>MARKING                       | MENSION<br>HE TOT<br>RMINAL<br>5-1 SI<br>5-1 SI<br>5-1 SI<br>5-1 SI<br>10N B<br>TERMIN/<br>D NE F<br>ULATION<br>VARITY<br>IG CON<br>C IS FO<br>ARITY S  | NS ARE<br>AL NUI<br>PP-012<br>DICATED<br>APPLIE<br>APPLIE<br>I IS PO<br>APPLIE<br>IFORMS<br>OR PAC<br>SHALL N  | IN MI<br>MBER (<br>ENTIFIE<br>DETA<br>DETA<br>S TO I<br>S TO I<br>S TO I<br>S TO I<br>TO JE<br>KAGE (<br>NOT EX                    | LUMETI<br>F TERMIN<br>ILS OF<br>TERMIN<br>METALLI<br>IN A<br>THE EXI<br>DEC M<br>DRIENTA<br>CEED (   | ERS. AMMINALS.<br>TERMIN<br>TERMIN<br>VAL #1<br>ZED TE<br>SYMME<br>POSED<br>0220,<br>TION R<br>0.08mm                        | IGLES  | ARE IN<br>IMBERII<br>IDENTI<br>FIER M<br>AND<br>VALS O<br>FASHK<br>SINK S<br>F FOR             | DEGR<br>NG COI<br>FIER AI<br>AY BE<br>IS MEA<br>IN EAC<br>DN.<br>LUG AS<br>T2444-      | ees,<br>Nventik<br>Re opt<br>Eithef<br>Sured<br>H D A<br>S Well           | nd R A MC<br>Betw<br>ND E S                           | BUT M<br>DLD OR<br>EEN 0.:<br>SIDE RE          | UST BE<br>MARKE<br>25 mm<br>ESPECTI                     | E LOCAT<br>ED FEA<br>I AND<br>IVELY. | TURE.                       |      |         |        |      |                  |      |        |      |         |
| 1.<br>2.<br>3.<br>4.<br>7.<br>9.<br>11.<br>12.<br>V                                  | DIMENS<br>ALL DIM<br>N IS TI<br>THE TE<br>JESD 9<br>THE ZC<br>DIMENS<br>FROM<br>ND ANI<br>DEPOPT<br>COPLAN<br>MARKING<br>COPLAN                        | MENSION<br>HE TOT<br>IRMINAL<br>ISD-1 SI<br>SD-1 SI<br>SD-1 SI<br>ION D<br>TERMIN<br>D NE F<br>ULATION<br>NARITY<br>IG CON<br>G IS FO<br>ARITY S<br>E SHAL<br>ENTERLI                                       | NS ARE<br>AL NUI<br>APP-012<br>DICATED<br>APPLIE<br>APPLIE<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>NOT<br>NES TO   | IN MI<br>MBER (<br>ENTIFIE<br>DETAIL<br>DETAIL<br>STO I<br>STO I<br>STO I<br>STO I<br>TO JE<br>KAGE (<br>IOT EX<br>EXCEE<br>D BE A | LUMETI<br>DF TERMIN<br>TERMIN<br>METALLI<br>IN METALLI<br>IN METALLI<br>IN METALLI<br>IN METALLI<br>CEED (<br>ND 0.1<br>T TRUE   | ERS. AN<br>MINALS.<br>TERMIN<br>VAL #1<br>ZED TE<br>ER OF<br>SYMME<br>POSED<br>0220,<br>TION R<br>0.08mm<br>0.08mm<br>0.08mm | IGLES  | ARE IN<br>IMBERII<br>IDENTII<br>FIER M<br>AND<br>VALS O<br>FASHIK<br>SINK S<br>F FOR<br>VCE OF | DEGR<br>NG COI<br>FIER AI<br>BE<br>IS MEA<br>IN EAC<br>DN.<br>LUG AS<br>T2444-<br>NLY. | EES.<br>NVENTIK<br>RE OPT<br>EITHEF<br>SURED<br>H D A<br>S WELL<br>-3, T2 | (IONAL,<br>R A MC<br>BETW<br>ND E 1<br>AS TI<br>444-4 | BUT M<br>DLD OR<br>EEN Q.<br>SIDE RE<br>HE TER | UST BE<br>MARKE<br>25 mm<br>ESPECTI<br>MINALS<br>12844- | E LOCAT<br>ED FEA<br>I AND<br>IVELY. | TURE.                       |      |         |        |      |                  |      |        | X    | 1/1     |
| 1.<br>2.<br>3.<br>4.<br>7.<br>9.<br>11. 0<br>12. V                                   | DIMENS<br>ALL DIM<br>N IS T<br>THE TE<br>JESD 90<br>THE ZC<br>DIMENS<br>FROM<br>ND ANI<br>DEPOPI<br>COPLAY<br>MARKING<br>COPLAN/<br>WARPAGI<br>LEAD CE | MENSION<br>HE TOT<br>IRMINAL<br>ISD-1 SI<br>SD-1 SI<br>SD-1 SI<br>ION D<br>TERMIN<br>D NE F<br>ULATION<br>NARITY<br>IG CON<br>G IS FO<br>ARITY S<br>E SHAL<br>ENTERLI                                       | NS ARE<br>AL NUI<br>APP-012<br>DICATED<br>APPLIE<br>APPLIE<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>APPLIE<br>IS PC<br>NOT<br>NES TO   | IN MI<br>MBER (<br>ENTIFIE<br>DETAIL<br>DETAIL<br>STO I<br>STO I<br>STO I<br>STO I<br>TO JE<br>KAGE (<br>IOT EX<br>EXCEE<br>D BE A | LUMETI<br>DF TERMIN<br>TERMIN<br>METALLI<br>IN METALLI<br>IN METALLI<br>IN METALLI<br>IN METALLI<br>CEED (<br>ND 0.1<br>T TRUE   | ERS. AN<br>MINALS.<br>TERMIN<br>VAL #1<br>ZED TE<br>ER OF<br>SYMME<br>POSED<br>0220,<br>TION R<br>0.08mm<br>0.08mm<br>0.08mm | IGLES  | ARE IN<br>IMBERII<br>IDENTII<br>FIER M<br>AND<br>VALS O<br>FASHIK<br>SINK S<br>F FOR<br>VCE OF | DEGR<br>NG COI<br>FIER AI<br>BE<br>IS MEA<br>IN EAC<br>DN.<br>LUG AS<br>T2444-<br>NLY. | EES.<br>NVENTIK<br>RE OPT<br>EITHEF<br>SURED<br>H D A<br>S WELL<br>-3, T2 | (IONAL,<br>R A MC<br>BETW<br>ND E 1<br>AS TI<br>444-4 | BUT M<br>DLD OR<br>EEN Q.<br>SIDE RE<br>HE TER | UST BE<br>MARKE<br>25 mm<br>ESPECTI<br>MINALS<br>12844- | E LOCAT<br>ED FEA<br>I AND<br>IVELY. | TURE.                       |      |         | LD PAC | KAGE | OUTLI<br>24, 281 |      | QFN, 4 |      |         |

٦

Г

### \_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.



**MAX7326** 

\_\_\_\_\_Maxim Int

© 2006 Maxim Integrated Products

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc.