



Dual Matched 10MHz Filter with Low Noise, Low Distortion Differential Amplifier

The LTC®6605-10 contains two independent, fully differ-

ential amplifiers configured as matched 2nd order 10MHz

lowpass filters. The f_{-3dB} of the filters is adjustable in the

The internal op amps are fully differential, feature very

low noise and distortion, and are compatible with 16-bit

dynamic range systems. The inputs can accept single-

ended or differential signals. An input pin is provided

for each amplifier to set the common mode level of the

Internal laser-trimmed resistors and capacitors determine a precise, very well matched (in gain and phase) 10MHz

2nd order filter response. A single optional external re-

sistor per channel can tailor the frequency response for

Three-state BIAS pins determine each amplifier's power consumption, allowing a choice between shutdown, me-

The LTC6605-10 is available in a compact 6mm × 3mm

22-pin leadless DFN package and operates over a -40°C

∠, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners.

DESCRIPTION

range of 9.7MHz to 14MHz.

differential outputs.

each amplifier.

dium power or full power.

to 85°C temperature range.


FEATURES

- Two Matched 10MHz 2nd Order Lowpass Filters with Differential Amplifiers Gain Match: ±0.35dB Max, Passband Phase Match: ±1.2° Max, Passband Single-Ended or Differential Inputs
- < -90dBc Distortion in Passband
- $2.1 \text{ nV}/\sqrt{\text{Hz}}$ Op Amp Noise Density
- Pin-Selectable Gain (0dB/12dB/14dB)
- Pin-Selectable Power Consumption (0.35mA/ 16.2mA/33.1mA)
- Rail-to-Rail Output Swing Adjustable Output Common Mode Voltage Control Buffered, Low Impedance Outputs
- 2.7V to 5.25V Supply Voltage
- Small 22-Pin 6mm × 3mm × 0.75mm DFN Package


APPLICATIONS

- Broadband Wireless ADC Driver/Filter
- Antialiasing Filter
- Single-Ended to Differential Conversion
- DAC Smoothing Filter
- Zero-IF Direct Conversion Receivers

TYPICAL APPLICATION



Channel to Channel Phase Matching




660510f

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	5.5V
Input Current (Note 2)	
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range (Note 4)	-40°C to 85°C
Specified Temperature Range (Note 5)	-40°C to 85°C
Junction Temperature	150°C
Storage Temperature Range6	65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC6605CDJC-10#PBF	LTC6605CDJC-10#TRPBF	660510	22-Lead (6mm × 3mm) Plastic DFN	0°C to 70°C
LTC6605IDJC-10#PBF	LTC6605IDJC-10#TRPBF	660510	22-Lead (6mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

DC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{0CM} = mid-supply$, BIAS tied to V^+ , $R_L = Open$, $R_{BAL} = 10k$. The filter is configured for a gain of 1, unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{+OUT} + V_{-OUT})/2$. V_{INCM} is defined as $(V_{INP} + V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{+OUT} - V_{-OUT})$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$. See Figure 1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Differential Offset Voltage (at Op Amp Inputs) (Note 6)	V _S = 2.7V to 5V	•		±0.25	±1	mV
$\Delta V_{OS}/\Delta T$	Differential Offset Voltage Drift (at Op Amp Inputs)	BIAS = V ⁺ BIAS = Floating	•		±1 ±1		μV/°C μV/°C
I _B	Input Bias Current (at Op Amp Inputs) (Note 7)	BIAS = V ⁺ BIAS = Floating	•	-60 -30	-25 -12.5	0 0	μA μA
I _{OS}	Input Offset Current (at Op Amp Inputs) (Note 7)				±1		μA



DC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{0CM} = mid-supply$, BIAS tied to V^+ , $R_L = Open$, $R_{BAL} = 10k$. The filter is configured for a gain of 1, unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{+OUT} + V_{-OUT})/2$. V_{INCM} is defined as $(V_{INP} + V_{INM})/2$. $V_{OUTDIFF}$ is defined as $(V_{+OUT} - V_{-OUT})$. V_{INDIFF} is defined as $(V_{INP} - V_{INM})$. See Figure 1.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
VINCM	Input Common Mode Voltage Range (Note 8)	$V_S = 3V$ $V_S = 5V$	•	-0.2 -0.2		1.7 4.7	V V
CMRR	Common Mode Rejection Ratio (ΔV _{INCM} /ΔV _{OS}) (Note 9)	$ \begin{array}{l} V_S = 3V; \ \Delta V_{INCM} \ = 1.5V \\ V_S = 5V; \ \Delta V_{INCM} \ = 2.5V \end{array} $	•	46 46	74 74		dB dB
PSRR	Power Supply Rejection Ratio $(\Delta V_S / \Delta V_{OS})$ (Note 10)	V _S = 2.7V to 5V	•	66	95		dB
V _{OSCM}	Common Mode Offset Voltage (V _{OUTCM} – V _{OCM})	$V_S = 3V$ $V_S = 5V$	•		±10 ±10	±15 ±15	mV mV
V _{OCM}	Output Common Mode Range (Valid Range for V _{OCM} Pin) (Note 8)	$V_S = 3V$ $V_S = 5V$	•	1.1 1.1		2 4	V V
V _{MID}	Self-Biased Voltage at the V _{OCM} Pin	$V_{S} = 3V$	•	1.475	1.5	1.525	V
R _{VOCM}	Input Resistance of V _{OCM} Pin		•	12.5	18	23.5	kΩ
V _{OUT}	Output Voltage Swing, High (Measured Relative to V ⁺)	$ \begin{array}{l} V_S = 3V; \ I_L = 0mA \\ V_S = 3V; \ I_L = 5mA \\ V_S = 3V; \ I_L = 20mA \end{array} $	•		245 285 415	450 525 750	mV mV mV
		$ \begin{array}{l} V_S = 5V; \ I_L = 0mA \\ V_S = 5V; \ I_L = 5mA \\ V_S = 5V; \ I_L = 20mA \end{array} $	•		350 390 550	625 700 1000	mV mV mV
	Output Voltage Swing, Low (Measured Relative to V ⁻)	$V_{S} = 3V; I_{L} = 0mA$ $V_{S} = 3V; I_{L} = -5mA$ $V_{S} = 3V; I_{L} = -20mA$	•		120 135 195	225 250 350	mV mV mV
		$V_{S} = 5V; I_{L} = 0mA$ $V_{S} = 5V; I_{L} = -5mA$ $V_{S} = 5V; I_{L} = -20mA$	•		175 200 270	325 360 475	mV mV mV
I _{SC}	Output Short-Circuit Current (Note 3)	$V_S = 3V$ $V_S = 5V$	•	±40 ±50	±70 ±95		mA mA
V _S	Supply Voltage		•	2.7		5.25	V
I _S	Supply Current (per Channel)	V_S = 2.7V to 5V; BIAS = V^+ V_S = 2.7V to 5V; BIAS = Floating V_S = 2.7V to 5V; BIAS = V^-	•		33.1 16.2 0.35	45 26.5 1.6	mA mA mA
	BIAS Pin Range for Shutdown	Referenced to V ⁻	•	0		0.4	V
	BIAS Pin Range for Medium Power	Referenced to V ⁻	•	1		1.5	V
	BIAS Pin Range for Full Power	Referenced to V ⁻	•	2.3		Vs	V
	BIAS Pin Self-Biased Voltage (Floating)	Referenced to V ⁻		1.05	1.15	1.25	V
R _{BIAS}	BIAS Pin Input Resistance			100	150	200	kΩ
t _{ON}	Turn-On Time	$V_{S} = 3V, V_{BIAS} = V^{-} to V^{+}$			400		ns
t _{OFF}	Turn-Off Time	$V_S = 3V, V_{BIAS} = V^+$ to V^-			400		ns

AC ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 3V$, $V^- = 0V$, $V_{INCM} = V_{0CM} = mid-supply$, $V_{BIAS} = V^+$, unless otherwise noted. Filter configured as in Figure 2, unless otherwise noted. V_S is defined as $(V^+ - V^-)$. V_{OUTCM} is defined as $(V_{+OUT} + V_{-OUT})/2$. V_{INCM} is defined as $(V_{+IN} + V_{-IN})/2$. $V_{OUTDIFF}$ is defined as $(V_{+OUT} - V_{-OUT})$. V_{INDIFF} is defined as $(V_{+IN} + V_{-IN})$.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Gain	Filter Gain	$\begin{array}{l} \Delta V_{IN} = \pm 0.125 V, DC \\ V_{INDIFF} = 0.5 V_{P-P}, f = 5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 7.5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 10 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 20 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 50 MHz \end{array}$	• • • •	-0.25 -1.1 -2.35 -4.05 -11.75 -28	±0.05 -0.77 -1.89 -3.5 -11.1 -25.8	0.25 -0.4 -1.45 -3 -10.55 -24.8	dB dB dB dB dB dB
Phase	Filter Phase	$\begin{array}{l} \Delta V_{IN} = \pm 0.125 V, DC \\ V_{INDIFF} = 0.5 V_{P-P}, f = 5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 7.5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 10 MHz \end{array}$			0 -42.5 -63.2 -81.7		Deg Deg Deg Deg
∆Gain	Gain Match (Channel-to-Channel)	$\begin{array}{l} \Delta V_{IN} = \pm 0.125 V, DC \\ V_{INDIFF} = 0.5 V_{P-P}, f = 5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 7.5 MHz \\ V_{INDIFF} = 0.5 V_{P-P}, f = 10 MHz \end{array}$	•	-0.2 -0.2 -0.3 -0.35	±0.05 ±0.05 ±0.05 ±0.05	0.2 0.2 0.3 0.35	dB dB dB dB
∆Phase	Phase Match (Channel-to-Channel)	V _{INDIFF} = 0.5V _{P-P} , f = 5MHz V _{INDIFF} = 0.5V _{P-P} , f = 7.5MHz V _{INDIFF} = 0.5V _{P-P} , f = 10MHz	•	-1.1 -1.2 -1.2	±0.2 ±0.2 ±0.2	1.1 1.2 1.2	Deg Deg Deg
4V/V Gain	Filter Gain in 4V/V Configuration Inputs at ±IN1 Pins, ±IN4 Pins Floating	$\Delta V_{IN} = \pm 0.125 V, DC$	•	11.85	12	12.25	dB
	Channel Separation	V _{INDIFF} = 1V _{P-P} , f = 5MHz			-96		dB
f ₀ TC	Filter Cut-Off Frequency Temperature Coefficient	BIAS = V ⁺ BIAS = Floating			-80 -260		ppm/°C ppm/°C
Noise	Integrated Output Noise (BW = 10kHz to 20MHz)				69		μV _{RMS}
	Input Referred Noise Density (f = 1MHz)	BIAS = V ⁺ Figure 4, Gain = 1 Figure 4, Gain = 4 Figure 4, Gain = 5			20 5 4		nV/√Hz nV/√Hz nV/√Hz
e _n	Voltage Noise Density Referred to Op Amp Inputs (f = 1MHz)	BIAS = V ⁺ BIAS = Floating			2.1 2.6		nV/√Hz nV/√Hz
i _n	Current Noise Density Referred to Op Amp Inputs (f = 1MHz)	BIAS = V ⁺ BIAS = Floating			3 2.1		pA/√Hz pA/√Hz
HD2	2nd Harmonic Distortion $f_{IN} = 5MHz; V_{IN} = 2V_{P-P}$ Single-Ended	BIAS = V ⁺ BIAS = Floating, R_{LOAD} = 400 Ω			-90 -75		dBc dBc
HD3	3rd Harmonic Distortion $f_{IN} = 5MHz; V_{IN} = 2V_{P-P}$ Single-Ended	BIAS = V ⁺ BIAS = Floating, $R_{LOAD} = 400\Omega$			-106 -82		dBc dBc

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All pins are protected by steering diodes to either supply. If any pin is driven beyond the LTC6605-10's supply voltage, the excess input current (current in excess of what it takes to drive that pin to the supply rail) should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the Absolute Maximum Rating when the output is shorted indefinitely. Long-term application of output currents in excess of the Absolute Maximum Ratings may impair the life of the device.

Note 4: Both the LTC6605C and the LTC6605I are guaranteed functional over the operating temperature range -40°C to 85°C.

Note 5: The LTC6605C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6605C is designed, characterized and expected to meet specified performance from -40°C to 85°C, but is not tested or QA sampled at these temperatures. The LTC6605I is guaranteed to meet specified performance from -40°C to 85°C.

Note 6: Output referred voltage offset is a function of gain. To determine output referred voltage offset, or output voltage offset drift, multiply V_{OS} by the noise gain (1 + GAIN). See Figure 3.

Note 7: Input bias current is defined as the average of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC. Input offset current is defined as the difference of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC.

660510f



ELECTRICAL CHARACTERISTICS

Note 8: See the Applications Information section for a detailed discussion of input and output common mode range. Input common mode range is tested by measuring the differential DC gain with V_{INCM} = mid-supply, and again with V_{INCM} at the input common mode range limits listed in the Electrical Characteristics table, with $\Delta V_{IN} = \pm 0.25V$, verifying that the differential gain has not deviated from the mid-supply common mode input case by more than 0.5%, and that the common mode offset (V_{OSCM}) has not deviated from the mid-supply common mode offset by more than $\pm 10mV$.


Output common mode range is tested by measuring the differential DC gain with V_{OCM} = mid-supply, and again with voltage set on the V_{OCM} pin at the output common range limits listed in the Electrical


Characteristics table verifying that the differential gain has not deviated from the mid-supply common mode input case by more than 0.5%, and that the common mode offset (V_{OSCM}) has not deviated by more than ± 10 mV from the mid-supply case.


Note 9: CMRR is defined as the ratio of the change in the input common mode voltage at the internal amplifier inputs to the change in differential input referred voltage offset (V_{OS}).


Note 10: Power supply rejection ratio (PSRR) is defined as the ratio of the change in supply voltage to the change in differential input referred voltage offset (V_{OS}).


TYPICAL PERFORMANCE CHARACTERISTICS

















TYPICAL PERFORMANCE CHARACTERISTICS





TEST CIRCUITS





Figure 1. DC Test Circuit (Channel A Shown)







PIN FUNCTIONS

+IN4 A, -IN4 A, +IN4 B, -IN4 B (Pins 1, 5, 7, 11): Inputs to Trimmed 400 Ω Resistors. Can accept an input signal, be floated, tied to an output pin, or connected to external components.

+IN1 A, -IN1 A, +IN1 B, -IN1 B (Pins 2, 4, 8, 10): Inputs to Trimmed 100 Ω Resistors. Can accept an input signal, be floated, tied to an output pin, or connected to external components.

BIAS A, BIAS B (Pins 3, 9): Three-State Input to Select Amplifier Power Consumption. Drive low for shutdown, drive high for full power, leave floating for medium power. BIAS presents an input resistance of approximately 150k to a voltage 1.15V above V⁻.

V⁻ (Pins 6, 14, 17, 20): Negative Supply. All V⁻ pins should be connected to the same voltage, either a ground plane or a negative supply rail.

 V_{OCMA} , V_{OCMB} (Pins 19, 13): The voltage applied to these pins sets the output common mode voltage of each filter channel. If left floating, V_{OCM} self-biases to a voltage midway between V⁺ and V⁻.


V⁺ A, V⁺ B (Pins 21, 15): Positive Supply for Filter Channel A and B, Respectively. These are not connected to each other internally.

-OUT A, +OUT A, -OUT B, +OUT B (Pins 22, 18, 16, 12): Differential Output Pins.

Exposed Pad (Pin 23): Always tie the underlying Exposed Pad to V^- . If split supplies are used, do not tie the pad to ground.



BLOCK DIAGRAM





Functional Description

The LTC6605-10 is designed to make the implementation of high frequency fully differential filtering functions very easy. Two very low noise amplifiers are surrounded by precision matched resistors and precision matched capacitors enabling various filter functions to be implemented by hard wiring pins. The amplifiers are wide band, low noise and low distortion fully differential amplifiers with accurate output phase balancing. They are optimized for driving low voltage, single-supply, differential input analog-todigital converters (ADCs). The LTC6605-10 operates with a supply voltage as low as 2.7V and accepts inputs up to 325mV below the V⁻ power rail, which makes it ideal for converting ground referenced, single-ended signals into differential signals that are referenced to the user-supplied common mode voltage. This is ideal for driving low voltage, single-supply, differential input ADCs. The balanced differential nature of the amplifier and matched surrounding components provide even-order harmonic distortion cancellation, and low susceptibility to common mode noise (like power supply noise). The LTC6605-10 can be operated with a single-ended input and differential output, or with a differential input and differential output.

The outputs of the LTC6605-10 can swing rail-to-rail. They can source or sink a transient 70mA of current. Load

capacitances should be decoupled with at least 25Ω of series resistance from each output.

Filter Frequency Response and Gain Adjustment


Figure 3 shows the filter architecture. The Laplace transfer function can be expressed in the form of the following generalized equation for a 2nd order lowpass filter:

$$\frac{V_{OUT(DIFF)}}{V_{IN(DIFF)}} = \frac{\text{GAIN}}{1 + \frac{s}{2\pi f_0 \bullet Q} + \frac{s^2}{(2\pi f_0)^2}}$$

with GAIN, f_0 and Q as given in Figure 3.

Note that GAIN and Q of the filter are based on component ratios, which both match and track extremely well over temperature. The corner frequency f_0 of the filter is a function of an RC product. This RC product is trimmed to $\pm 1\%$ and is not expected to drift by more than $\pm 1\%$ from nominal over the entire temperature range -40° C to 85° C. As a result, fully differential filters with tight magnitude, phase tolerance and repeatability are achieved.

Various values for resistors R1 and R4 can be formed by pin-strapping the internal 100Ω and 400Ω resistors, and optionally by including one or more external resistors. Note that non-zero source resistance should be combined with, and included in, R1.





1 O Downloaded from <u>Elcodis.com</u> electronic components distributor



Setting the passband gain (GAIN = R2/R1) only requires choosing a value for R1, since R2 is a fixed internal 400Ω . Therefore, the following three gains can be easily configured without external components:

Table 1. Configuring t	he P	Passband	Gain	Without	External
Components					

GAIN (V/V)	GAIN (dB)	R1 (Ω)	INPUT PINS TO USE
1	0	400	Drive the 400 Ω Resistors. Tie the 100 Ω Resisters Together.
4	12	100	Drive the 100 Ω Resistors.
5	14	80	Drive the 400 Ω and 100 Ω Resistors in Parallel.

The resonant frequency, f_0 , is independent of R1, and therefore independent of the gain. For any LTC6605-10 filter configuration that conforms to Figure 3, the f_0 is fixed at 11.36MHz. The f_{-3dB} frequency depends on the combination of f_0 and Q. For any specific gain, Q is adjusted by the selection of R4.

Setting the f_{-3dB} Frequency

Using an external resistor (R_{EXT}), the f_{-3dB} frequency is adjustable in the range of 9.7MHz to 14.0MHz (see Figure 3). The minimum f_{-3dB} is set for R_{EXT} equal to 0Ω and the maximum f_{-3dB} is arbitrarily set for a maximum passband gain peak less than 1dB.

Table 2. R_{EXT} Selection GAIN = 1,	
$R1 = 400\Omega$, $R4A = R4B = 100\Omega$	_

f _{-3dB} (MHz)	R _{EXT} Ω				
9.7	0				
10	5.11				
10.5	13.3				
11	22.1				
11.5	31.6				
12	41.2				
12.5	52.3				
13	64.9				
13.5	80.6				
14	97.6				

Figure 4 shows three filter configurations with an $f_{-3dB} = 9.7$ MHz, without any external components. These filters have a Q = 0.61, which is an almost ideal Bessel characteristic with linear phase.

Figure 5 shows three filter configurations that use some external resistors, and are tailored for a very flat ± 0.7 dB 11.2MHz passband.

Many other configurations are possible by using the equations in Figure 3. For example, external resistors can be added to modify the value of R1 to configure GAIN \neq 1. For an even more flexible filter IC with similar performance, consider the LTC6601.

BIAS Pin

Each channel of the LTC6605-10 has a BIAS pin whose function is to tailor both performance and power. The BIAS pin can be modeled as a voltage source whose potential is 1.15V above the V⁻ supply and that has a Thevenin equivalent resistance of 150k. This three-state pin has fixed logic levels relative to V⁻ (see the Electrical Characteristics table), and can be driven by any external source that can drive the BIAS pin's equivalent input impedance.

If the BIAS pin is tied to the positive supply, the part is in a fully active state configured for highest performance (lowest noise and lowest distortion).

If the BIAS pin is floated (left unconnected), the part is in a fully active state, but with amplifier currents reduced and performance scaled back to preserve power consumption. Care should be taken to limit external leakage currents to this pin to under 1μ A to avoid putting the part in an unexpected state.

If the BIAS pin is tied to the most negative supply (V^-) , the part is in a low power shutdown mode with amplifier outputs disabled. In shutdown, all internal biasing current sources are shut off, and the output pins each appear as open collectors with a non-linear capacitor in parallel and steering diodes to either supply. Because of the non-linear capacitance, the outputs can still sink and source small amounts of transient current if exposed to significant voltage transients. Using this function to wire-OR outputs together is not recommended.



660510f




Figure 4. $f_{-3dB} = 9.7$ MHz Filter Configurations without External Components

660510f



66057 G04j

20ns/DIV

0.1

1


10

FREQUENCY (MHz)


100

1000


660510 G04i



 $\pm 0.7 dB$ 11.2MHz PASSBAND GAIN = 1V/V (0dB) Z_{IN} = 800 Ω





 \pm 0.7dB 11.2MHz PASSBAND GAIN = 2.774V/V (8.9dB) Z_{IN} = 288 Ω




 $\begin{array}{l} \mbox{GAIN} = 3.774\mbox{V/V} \ (11.5\mbox{dB}) \\ \mbox{Z}_{\rm IN} = 212\Omega \end{array}$

Gain Response









Small Signal Step Response




Figure 5. Flat Passband 11.2MHz Filter Configurations with Some External Resistors

TECHNOLOGY

Downloaded from Elcodis.com electronic components distributor



Input Impedance

Calculating the low frequency input impedance depends on how the inputs are driven.

Figure 6 shows a simplified low frequency equivalent circuit. For balanced input sources ($V_{INP} = -V_{INM}$), the low frequency input impedance is given by the equation:

 $R_{INP} = R_{INM} = R1$

Therefore, the differential input impedance is simply:

 $R_{IN(DIFF)} = 2 \bullet R1$




Figure 6. Input Impedance

For single-ended inputs ($V_{INM} = 0$), the input impedance increases over the balanced differential case due to the fact that the summing node (at the junction of R1, R2 and R3) moves in phase with V_{INP} to bootstrap the input impedance. Referring to Figure 6 with $V_{INM} = 0$, the input impedance looking into either input is:

$$R_{\rm INP} = R_{\rm INM} \left[\frac{R1}{\left[1 - \frac{1}{2} \bullet \left(\frac{R2}{R1 + R2} \right) \right]} \right]$$

Input Common Mode Voltage Range

The input common mode voltage is defined as the average of the two inputs into resistor R1:

$$V_{\rm INCM} = \frac{V_{\rm INP} + V_{\rm INM}}{2}$$

The input common mode range is a function of the filter configuration (GAIN), V_{INDIFF} and the V_{OCM} potential. Referring to Figure 6, the summing junction where R1, R2 and R3 merge together should not swing within 1.4V of the V⁺ power supply. Additionally, to avoid forward biasing

the ESD protection diodes on the input pins, neither input should swing further than 325mV below the V⁻ power rail. Therefore, the input common mode voltage should be constrained to:

$$V^{-} - 325mV + \frac{V_{\text{INDIFF}}}{2} \le V_{\text{INCM}} \le \left(1 + \frac{R1}{R2}\right)$$
$$\bullet \left(V^{+} - 1.4V\right) - \left(\frac{R1}{R2}\right)V_{\text{OCM}}$$

The specifications in the Electrical Characteristics table are a special case of the general equation above. For a single 3V power supply, (V⁺ = 3V, V⁻ = 0V) with V_{OCM} = 1.5V, $\Delta V_{\text{INDIFF}} = \pm 0.25V$ and R1 = R2, the valid input common mode range is:

$$-200 \text{mV} \le \text{V}_{\text{INCM}} \le 1.7 \text{V}$$

Likewise, for a single 5V power supply, (V⁺ = 5V, V⁻ = 0V) with V_{OCM} = 2.5V, $\Delta V_{INDIFF} = \pm 0.25V$ and R1 = R2, the valid input common mode range is:

 $-200mV \leq V_{INCM} \leq 4.7V$

Output Common Mode and V_{OCM} Pin

The output common mode voltage is defined as the average of the two outputs:

$$V_{\text{OUTCM}} = V_{\text{OCM}} = \frac{V_{\text{OUT}}^+ + V_{\text{OUT}}^-}{2}$$

As the equation shows, the output common mode voltage is independent of the input common mode voltage, and is instead determined by the voltage on the V_{OCM} pin, by means of an internal feedback loop.

If the V_{OCM} pin is left open, an internal resistor divider develops a potential halfway between the V⁺ and V⁻ voltages. The V_{OCM} pin can be overdriven to another voltage if desired. For example, when driving an ADC, if the ADC makes a reference available for setting the common mode voltage, it can be directly tied to the V_{OCM} pin, as long as the ADC is capable of driving the input impedance presented by the V_{OCM} pin as listed in the Electrical Characteristics table (R_{VOCM}). The Electrical Characteristics table also specifies the valid range that can be applied to the V_{OCM} pin.



Noise

When comparing the LTC6605-10's noise to that of other amplifiers, be sure to compare similar specifications. Standalone op amps often specify noise referred to the inputs of the op amp. The LTC6605-10's internal op amp has input referred voltage noise of only 2.1nV/ $\sqrt{\text{Hz}}$. In addition to the noise generated by

the amplifier, the surrounding feedback resistors also contribute noise. A noise model is shown in Figure 7a. The output spot noise generated by both the amplifier and the feedback components is given in Figure 7b. Substituting the equation for Johnson noise of a resistor $(e^2{}_{nR} = 4kTR)$ into the equation in Figure 7b and simplifying gives the result shown in Figure 7c.




Figure 7a. Differential Noise Model

$$e_{no} = \sqrt{\left[e_{ni} \bullet \left(1 + \frac{R2}{R1}\right)\right]^2 + 2 \bullet \left[I_n \bullet \left(R2 + R3 \bullet \left[1 + \frac{R2}{R1}\right]\right)\right]^2 + 2 \bullet \left[e_{nR1} \bullet \left(\frac{R2}{R1}\right)\right]^2 + 2 \bullet \left[e_{nR3} \bullet \left(1 + \frac{R2}{R1}\right)\right]^2 + 2 \bullet e_{nR2}^2}$$

Figure 7b

$$e_{no} = \sqrt{\left[e_{ni} \cdot \left(1 + \frac{R2}{R1}\right)\right]^2 + 2 \cdot \left[I_n \cdot \left(R2 + R3 \cdot \left[1 + \frac{R2}{R1}\right]\right)\right]^2 + 8 \cdot k \cdot T \cdot \left[R2 \cdot \left(1 + \frac{R2}{R1}\right) + R3 \cdot \left(1 + \frac{R2}{R1}\right)^2\right]}$$

Figure 7c



Board Layout and Bypass Capacitors

For single-supply applications it is recommended that a high quality X5R or X7R, 0.1μ F bypass capacitor be placed directly between V⁺ and the adjacent V⁻ pin. The V⁻ pins, including the Exposed Pad, should be tied directly to a low impedance ground plane with minimal routing.

For split power supplies, it is recommended that additional high quality X5R or X7R, 0.1μ F capacitors be used to bypass pin V⁺ to ground and V⁻ to ground, again with minimal routing.

For driving heavy differential loads (< 200Ω), additional bypass capacitance may be needed between V⁺ and V⁻ for optimal performance. Keep in mind that small geometry (e.g., 0603) surface mount ceramic capacitors have a much higher self-resonant frequency than do leaded capacitors, and perform best in high speed applications.

The V_{OCM} pins should be bypassed to ground with a high quality ceramic capacitor (at least 0.01μ F). In split-supply applications, the V_{OCM} pin can be either bypassed to ground or directly hard wired to ground.

Stray parasitic capacitances to any unused input pins should be kept to a minimum to prevent deviations from the ideal frequency response. The best approach is to remove the solder pads for the unused component pins and strip away any ground plane underneath. Floating unused pins does not reduce the reliability of the part. At the output, always keep in mind the differential nature of the LTC6605-10, because it is important that the load impedances seen by both outputs (stray or intended) be as balanced and symmetric as possible. This will help preserve the balanced operation that minimizes the generation of even-order harmonics and maximizes the rejection of common mode signals and noise.

Driving ADCs

The LTC6605-10's rail-to-rail differential output and adjustable output common mode voltage make it ideal for interfacing to differential input ADCs. These ADCs are typically supplied from a single-supply voltage which can be as low as 3V (2.7V minimum), and have an optimal common mode input range near mid-supply. The LTC6605-10 makes interfacing to these ADCs easy, by providing antialiasing, single-ended to differential conversion and common mode level shifting.

The sampling process of ADCs creates a transient that is caused by the switching in of the ADC sampling capacitor. This momentarily "shorts" the output of the amplifier as charge is transferred between amplifier and sampling capacitor. The amplifier must recover and settle from this load transient before the acquisition period has ended, for a valid representation of the input signal. The LTC6605-10 will settle quickly from these periodic load impulses. The RC network between the outputs of the driver decouples the



sampling transient of the ADC (see Figure 8). The capacitance serves to provide the bulk of the charge during the sampling process, while the two resistors at the outputs of the LTC6605-10 are used to dampen and attenuate any charge injected by the ADC. The RC filter gives the additional benefit of band limiting broadband output noise. The selection of the RC time constant is trial and error for a given ADC, but the following guidelines are recommended. Choose an RC time constant that is smaller than the reciprocal of the filter cutoff frequency configured by the LTC6605-10. Time constants on the order of 2ns do a good job of filtering broadband noise. Longer time constants improve SNR at the expense of settling time. The resistors in the decoupling network should be at least 25Ω . Too large of a resistor will leave insufficient settling time. Too small of a resistor will not properly dampen the load transient of the sampling process, prolonging the time required for settling. In 16-bit applications, this will typically require a minimum of eleven RC time constants. The 10Ω resistors at the inputs to the ADC minimize the sampling transients that charge the RC filter capacitors. For lowest distortion, choose capacitors with low dielectric absorption, such as a COG multilayer ceramic capacitor.





Figure 8. Driving an ADC




TYPICAL APPLICATIONS




Dual, Matched, 4th Order 10MHz Lowpass Filter

Gain Magnitude vs Frequency




660510f

PACKAGE DESCRIPTION



DJC Package 22-Lead Plastic DFN (6mm × 3mm) (Reference LTC DWG # 05-08-1714)

PIN 1 TOP MARK (NOTE 6) 0.200 REF 0.200 REF 0.200 REF 0.200 REF 0.200 REF 0.00 - 0.05



5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

NOTE:

1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WXXX) IN JEDEC PACKAGE OUTLINE M0-229

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE


MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE



660510f


Downloaded from Elcodis.com electronic components distributor

TYPICAL APPLICATION



Dual Matched, 3rd Order 7.5MHz Lowpass Filter





RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1568	4th Order Filter Building Block	Lowpass and Bandpass Responses Up to 10MHz
LTC6404	Rail-to-Rail Output Differential Op Amp	1.5nV/√Hz Noise, –95dBc Distortion at 10MHz
LTC6406	3GHz Rail-to-Rail Input Differential Op Amp	1.6nV/√Hz Noise, –72dBc Distortion at 50MHz, 18mA
LT6600-2.5/LT6600-5/ LT6600-10/LT6600-15/ LT6600-20	Differential 4th Order Lowpass Filters	Cut-Off Frequencies of 2.5MHz/5MHz/10MHz/15MHz/20MHz
LTC6601	Differential Pin-Configurable 2nd Order Filter Building Block	7MHz to 25MHz Pin-Configurable
LT6604-2.5/LT6604-5	Dual Differential 4th Order Lowpass Filters	Cut-Off Frequencies of 2.5MHz or 5MHz

