## DS75451/2/3 <br> Series Dual Peripheral Drivers

## General Description

The DS7545X series of dual peripheral drivers is a family of versatile devices designed for use in systems that use TTL logic. Typical applications include high speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, bus drivers and memory drivers.
The DS75451, DS75452 and DS75453 are dual peripheral AND, NAND and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.

## Features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 20 V
- High speed switching
- Choice of logic function
- TTL compatible diode-clamped inputs
- Standard supply voltages
- Replaces TI "A" and "B" series

Connection Diagrams (Dual-ln-Line and Metal Can Packages)

*See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.

Top View


Order Number DS75452M or DS75452N
Order Number DS75451M or DS75451N

## See NS Package Numbers M08A* or N08E


*See (Note 5) and Appendix E regarding S.O. package power dissipation constraints.
Top View
Order Number DS75453M or DS75453N
See NS Package Numbers M08A* or N08E

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage, (VCC) (Note 2) | 7.0 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Inter-Emitter Voltage (Note 3) | 5.5 V |
| Output Voltage (Note 4) | 30 V |
| Output Current (Note 5) | 300 mA |
| Maximum Power (Note 5) |  |
| Dissipation ${ }^{\dagger}$ at $25^{\circ} \mathrm{C}$ |  |


| Molded DIP Package | 957 mW |
| :--- | ---: |
| SO Package | 632 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 4 sec.$)$ | $260^{\circ} \mathrm{C}$ |

## Operating Conditions

|  | Min | Max | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage, $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.75 | 5.25 | V |
| Temperature, $\left(\mathrm{T}_{\mathrm{A}}\right)$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| tDerate molded package $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$, derate SO package 7.56 |  |  |  |
| $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $25^{\circ} \mathrm{C}$. |  |  |  |

## Electrical Characteristics

(Notes 6, 7)

| Symbol | Parameter |  |  | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage | (Figure 7) |  |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  |  |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{1}=-12 \mathrm{~mA}$ |  |  |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Voltage | $\mathrm{V}_{\mathrm{Cc}}=$ <br> Min, (Figure 7) | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS75451, DS75453 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS75451, DS75453 |  | 0.5 | 0.7 | V |
|  |  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mathrm{~mA}$ | DS75452 |  | 0.25 | 0.4 | V |
|  |  |  |  | $\mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ | DS75452 |  | 0.5 | 0.7 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-Level Output Current | $\mathrm{V}_{\mathrm{cc}}=$ <br> Min, <br> (Figure 7) | $\mathrm{V}_{\mathrm{OH}}=30 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | DS75451, DS75453 |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | DS75452 |  |  | 100 | $\mu \mathrm{A}$ |
| $I_{1}$ | Input Current at Maximum Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=5.5 \mathrm{~V}$, (Figure 9) |  |  |  |  |  | 1 | mA |
| ${ }^{\text {IH }}$ | High-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$, (Figure 9 ) |  |  |  |  |  | 40 | $\mu \mathrm{A}$ |
| ILL | Low-Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=0.4 \mathrm{~V}$, (Figure 8) |  |  |  |  | -1 | -1.6 | mA |
| $\mathrm{l}_{\mathrm{CCH}}$ | Supply Current, Outputs High | $\mathrm{V}_{\mathrm{CC}}=$ Max, (Figure 10) | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS75451 |  | 7 | 11 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS75452 |  | 11 | 14 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS75453 |  | 8 | 11 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | Supply Current, Outputs Low | $\mathrm{V}_{\mathrm{CC}}=$ <br> Max, <br> (Figure <br> 10) | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS75451 |  | 52 | 65 | mA |
|  |  |  | $\mathrm{V}_{1}=5 \mathrm{~V}$ |  | DS75452 |  | 56 | 71 | mA |
|  |  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | DS75453 |  | 54 | 68 | mA |

## Switching Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)
$$

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay Time, Low-to-High Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA},(\text { Figure } 14) \end{aligned}$ | DS75451 |  | 18 | 25 | ns |
|  |  |  | DS75452 |  | 26 | 35 | ns |
|  |  |  | DS75453 |  | 18 | 25 | ns |
| $\overline{t_{\text {PHL }}}$ | Propagation Delay Time, High-to-Low Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA},(\text { Figure 14) } \end{aligned}$ | DS75451 |  | 18 | 25 | ns |
|  |  |  | DS75452 |  | 24 | 35 | ns |
|  |  |  | DS75453 |  | 16 | 25 | ns |
| $\mathrm{t}_{\text {TLH }}$ | Transition Time, Low-to-High Level Output | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA},$ <br> (Figure 14) |  |  | 5 | 8 | ns |
| $\mathrm{t}_{\text {THL }}$ | Transition Time, High-to-Low Level Output | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}_{\mathrm{O}} \approx 200 \mathrm{~mA}, \\ & \text { (Figure 14 ) } \end{aligned}$ |  |  | 7 | 12 | ns |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage after Switching | $\mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} \approx 300 \mathrm{~mA}$, (Figure 15) |  | $\mathrm{V}_{\text {S }}-6.5$ |  |  | mV |

## Switching Characteristics (Continued)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.
Note 3: The voltage between two emitters of a multiple-emitter transistor.
Note 4: The maximum voltage which should be applied to any output when it is in the "OFF" state.
Note 5: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.
Note 6: Unless otherwise specified min/max limits apply across $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ range. All typicals are given for $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 7: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
Truth Tables ( $H=$ high level, $L=$ low level)
DS75451

| A | B | Y |
| :---: | :---: | :--- |
| L | L | L (ON State) |
| L | H | L (ON State) |
| H | L | L (ON State) |
| H | H | H (OFF State) |

DS75452

| A | B | Y |
| :--- | :--- | :--- |
| L | L | H (OFF State) |
| L | H | H (OFF State) |
| H | L | H (OFF State) |
| H | H | L (ON State) |

DS75453

| A | B | $\mathbf{y}$ |
| :---: | :---: | :--- |
| L | L | L (ON State) |
| L | H | H (OFF State) |
| H | L | H (OFF State) |
| H | H | H (OFF State) |

Schematic Diagrams


Resistor values shown are nominal.


Resistor values shown are nominal.


Resistor values shown are nominal.

## DC Test Circuits



Both inputs is tested simultaneously.
FIGURE 1. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OL}}$


Each input is tested separately.
FIGURE 2. $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}$


Each input is tested separately.
FIGURE 3. $\mathrm{V}_{\mathrm{I}}, \mathrm{I}_{\mathrm{L}}$


Each input is tested separately.
FIGURE 4. $I_{I}, I_{I H}$


Each input is tested separately.
FIGURE 5. $I_{\mathrm{OS}}$


Both gates are tested simultaneously.
FIGURE 6. $\mathrm{I}_{\mathrm{CCH}}, \mathrm{I}_{\mathrm{CCL}}$

DC Test Circuits (Continued)


| Circuit | Input <br> Under <br> Test | Other <br> Input | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Measure |  |
| DS75451 | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OL}}$ |
|  | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OL}}$ |
| D 75452 | $\mathrm{~V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OL}}$ |
|  | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}$ |
| D 575453 | $\mathrm{~V}_{\mathrm{IH}}$ | Gnd | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}$ |
|  | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OH}}$ |

FIGURE 7. $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{I}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$


Note A: Each input is tested separately.
Note B: When testing DS75453 input not under test is grounded. For all other circuits it is at 4.5 V .

FIGURE 8. $\mathrm{V}_{\mathrm{l}}$, $\mathrm{V}_{\mathrm{IL}}$


Each input is tested separately.
FIGURE 9. $I_{\mathbf{I}}, I_{I_{H}}$


Both gates are tested simultaneously.
FIGURE 10. $I_{\text {CCH }}, I_{\text {CCL }}$ for AND, NAND Circuits


Both gates are tested simultaneously.
FIGURE 11. $I_{\text {CCH }}, I_{\text {CCL }}$ for OR, NOR Circuits

## AC Test Circuits and Switching Time Waveforms




Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 12. Propagation Delay Times, Each Gate


Note 1: The pulse generator has the following characteristics: duty cycle $\leq 1 \%, Z_{\mathrm{OUT}} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 13. Switching Times, Each Transistor

AC Test Circuits and Switching Time Waveforms (Continued)


Note 1: The The pulse generator has the following characteristics: $\mathrm{PRR}=1.0 \mathrm{MHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.
Note 2: $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
FIGURE 14. Switching Times of Complete Drivers


Note 1: The pulse generator has the following characteristics: $\mathrm{PRR}=12.5 \mathrm{kHz}, \mathrm{Z}_{\mathrm{OUT}} \approx 50 \Omega$.
Note 2: $C_{L}$ includes probe and jig capacitance.
FIGURE 15. Latch-UP Test of Complete Drivers

## Typical Performance Characteristics



FIGURE 16. Transistor Collector-Emitter Saturation Voltage vs Collector Current

Typical Applications

*Optional keep-alive resistors maintain off-state lamp current at $\approx 10 \%$ to reduce surge current.
FIGURE 17. Dual Lamp or Relay Driver


DS005824-47
FIGURE 18. Complementary Driver


FIGURE 19. TTL or DTL Positive Logic-Level Detector

Typical Applications (Continued)

*The two input resistors must be adjusted for the level of MOS input.
FIGURE 20. MOS Negative Logic-Level Detector

Typical Applications (Continued)


DS005824-50
FIGURE 21. Logic Signal Comparator

*If inputs are unused, they should be connected to +5 V through a 1 k resistor.


Low output occurs only when inputs are low simultaneously.
FIGURE 22. In-Phase Detector

Physical Dimensions inches (millimeters) unless othervise noted


SO Package (M)
Order Number DS75451M, DS75452M, DS75453M
NS Package Number M08A


Molded Dual-In-Line Package (N)
Order Number DS75451N, DS75452N, DS75453N NS Package Number N08E

## Notes

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

