

RELIABILITY REPORT
FOR
MAX4950ACTX+

PLASTIC ENCAPSULATED DEVICES

July 20, 2009

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering



Conclusion

The MAX4950ACTX+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

Table of Contents

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation
IIIPackaging Information	IVDie Information
Attachments	

I. Device Description

A. General

The MAX4950A dual PCI Express® (PCIe) equalizer/redriver operates from a single +3.3V supply. This device improves signal integrity at the receiver through programmable input equalization and redrive circuitry with output deemphasis to correct for high-frequency losses. This device permits optimal placement of key PCIe components and longer runs of stripline, microstrip, or cable. The MAX4950A contains two identical channels capable of equalizing PCIe Gen I (2.5GT/s) and Gen II (5.0GT/s) signals. The MAX4950A features electrical idle and receiver detection on each channel and a power-saving mode. The MAX4950A is available in a small 36-pin (6.0mm x 6.0mm) TQFN package with flowthrough traces for optimal layout and minimal space requirements. The MAX4950A is specified over the 0°C to +70°C commercial operating temperature range.



II. Manufacturing Information

A. Description/Function: Dual PCI Express Equalizer/Redriver

B. Process: G4C. Number of Device Transistors: 6964D. Fabrication Location: Oregon

E. Assembly Location: Thailand, ChinaF. Date of Initial Production: December 5, 2008

III. Packaging Information

A. Package Type: 36-pin TQFN 6x6

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive
E. Bondwire: Au (1.3 mil dia.)
F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: #

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 38°C/W
K. Single Layer Theta Jc: 1.4°C/W
L. Multi Layer Theta Ja: 28°C/W
M. Multi Layer Theta Jc: 1.4°C/W

IV. Die Information

A. Dimensions: 68.89 X 161.41 mils

 $\begin{array}{lll} \text{B. Passivation:} & \text{Si}_3\text{N}_4 \\ \text{C. Interconnect:} & \text{Au} \\ \text{D. Backside Metallization:} & \text{None} \end{array}$

E. Minimum Metal Width: 1.2 microns (as drawn) Metal 1, 2 & 3 5.6 microns (as

drawn) Metal 4

F. Minimum Metal Spacing: 1.6 microns (as drawn) Metal 1, 2 & 3, 4.2 microns (as

drawn) Metal 4

G. Bondpad Dimensions: 5 mil. Sq.
 H. Isolation Dielectric: SiO₂
 I. Die Separation Method: Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 48 \times 2}$$
 (Chi square value for MTTF upper limit)
$$\lambda = 22.4 \times 10^{-9}$$

$$\lambda = 22.4 \times 10^{-9}$$

$$\lambda = 22.4 \times 10^{-9}$$

$$\lambda = 22.4 \times 10^{-9}$$
 (Chi square value for MTTF upper limit)
$$\lambda = 22.4 \times 10^{-9}$$

$$\lambda = 22.4 \times 10^{-9}$$
 (Chi square value for MTTF upper limit)
$$\lambda = 22.4 \times 10^{-9}$$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maximic.com/. Current monitor data for the G4 Process results in a FIT Rate of 0.32 @ 25C and 8.53 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The AJ60 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500 V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250 mA, 1.5x VCCMax Overvoltage per JESD78.



Table 1

Reliability Evaluation Test Results

MAX4950ACTX+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (N	ote 1)			
· ·	Tj = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	48	0
Moisture Testing (Note 2)			
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Stress	(Note 2)			
Temperature	-65°C/150°C	DC Parameters	77	0
Cycle	1000 Cycles Method 1010	& functionality		

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data