

General Description

The MAX3984 is a single-channel, preemphasis driver with input equalization that operates from 1Gbps to 10.3Gbps. It provides compensation for copper links, such as 8.5Gbps Fibre Channel and 10.3Gbps Ethernet, allowing spans of up to 10m with 24 AWG cable. The driver provides four selectable preemphasis levels, and the selectable input equalizer compensates for up to 10in of FR-4 circuit board material at 10Gbps.

The MAX3984 also features SFP-compliant loss-of-signal (LOS) detection and TX_DISABLE. Selectable output swing reduces EMI and power consumption. The MAX3984 is packaged in a lead-free, 3mm x 3mm, 16-pin thin QFN and operates from a 0°C to +85°C temperature range.

Applications

8.5Gbps Fibre Channel 10.3Gbps Ethernet

Active Cable Assemblies STM-64

Pin Configuration appears at end of data sheet.

Features


- Drives Up to 10m of 24 AWG Cable
- Drives Up to 30in of FR-4
- Selectable 1000mVP-P or 1200mVP-P Differential **Output Swing**
- Selectable Output Preemphasis
- Selectable Input Equalization
- LOS Detection with Built-In Squelch
- Transmit Disable
- Hot Pluggable

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX3984UTE+	0°C to +85°C	16 Thin QFN-EP*	T1633F-3
+Denotes a lead-	free package.		

*EP = Exposed pad.

Typical Operating Circuits



MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range (V_{CC}).....-0.5V to +4.1V Continuous Output Current Range (OUT+, OUT-)-25mA to +25mA

Input Voltage Range (IN+, IN-)-0.5V to (V_{CC} + 0.5V)

Logic Inputs Range (PE1, PE0,

TX_DISABLE, IN_LEV, OUT_LEV)-0.5V to (V_{CC} + 0.5V) LOS Open-Collector Supply Voltage Range

(with \geq 4.7k Ω pullup)-0.5V to +5.5V Storage Ambient Temperature Range (T_{STG}) ...-55°C to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage	Vcc		3.0	3.3	3.6	V
Supply Noise Tolerance		1MHz ≤ f < 2GHz		40		mV _{P-P}
Operating Ambient Temperature	TA		0	25	85	°C
Bit Rate		NRZ data	1.0	8.5	10.3	Gbps
Consecutive Identical Digits (CID)		CID (bits)			100	Bits
		IN_LEV = high, Figure 2; 4.25Gbps < data rate ≤ 10.3Gbps	360		1200	
Input Swing (Measured differentially at data source,		IN_LEV = high, Figure 2; 1.25Gbps < data rate ≤ 4.25Gbps	360		1600	
point A of Figure 2 and 3. Pins LOS and TX_DISABLE are floating.)		IN_LEV = high, Figure 2; 1.0Gbps ≤ data rate ≤ 1.25Gbps	360		2400	mV _{P-P}
		IN_LEV = low, Figure 3; 1.0Gbps < data rate ≤ 10.3Gbps	100		360	
Time to Reach 50% Mark/Space Ratio					1	μs

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}$ C to +85°C. Typical values are at $T_A = +25^{\circ}$ C, $V_{CC} = +3.3$ V, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITION	vs		MIN	ТҮР	МАХ	UNITS
Quere la Querra et	1	OUT_LEV = low	, TX_DISAE	BLE = low			100	124	
Supply Current	Icc	OUT_LEV = hig	h, TX_DISA	BLE = Iow	1		120	148	- mA
Inrush Current		Beyond steady	state supp	ly current	(Note 1)			10	mA
Power-On Delay		(Note 1)				1		30	ms
EQUALIZER AND DRIVE SPEC	FICATIONS								
Input Return Loss	S11	100MHz to 5GH	Ηz				10		dB
Input Resistance		Measured diffe	rentially (No	ote 2)		85	100	115	Ω
		Measured diffe 2; TX_DISABLE PE1 = PE0 = hit	= low, OUT			1000		1300	
Different Output Swing (Notes 3, 4)		Measured diffe 2; TX_DISABLE PE1 = PE0 = hig	800		1100	mV _{P-P}			
		TX_DISABLE =	high, PE1 =	= PE0 = hi	gh			10	
Common-Mode Output (AC) (Note 4)		Measured at po TX_DISABLE =	0		n (Note 5)			25	mV _{RMS}
Output Resistance	ROUT	OUT+ or OUT-,	single-ende	ed		42	50	58	Ω
Output Return Loss	S22	100MHz to 5GH	Ηz				12		dB
Output Transition Time 20% to 80%	t _r , t _f	20% to 80% (N	ote 6)				32	40	ps
Random Jitter (Note 4)		Measured at po	oint D in Fig	ure 3 (Not	e 7)			0.8	psrms
				PE1	PE0				
				0	0		3.5]
Output Preemphasis		Figure 1 (Note 3	3)	0	1		6.5		dB
				1	0		9.5		
				1	1		13		
		Source to IN	OUT to load	PE1	PE0				
			3m, 24 AWG	0	0				
Residual Output Deterministic Jitter at 1.0Gbps (Notes 4, 8, and 9)		6-mil, 10in of	5m, 24 AWG	0	1	0.		0.02	UIP-P
(10165 4, 0, and 9)	9)		7m, 24 AWG	1	0				
			10m, 24 AWG	1	1				



ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, $V_{CC} = +3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITION	IS		MIN	ТҮР	MAX	UNITS	
		Source to IN	OUT to load	PE1	PE0					
			3m, 24 AWG	0	1					
Residual Output Deterministic Jitter at 5.0Gbps (Notes 4, 8, and 9)		6-mil, 10in of FR-4	5m, 24 AWG	1	0	0.0	0.09	0.12	UIP-P	
(((((((((((((((((((((((((((((((((((((((7m, 24 AWG	1	0					
			10m, 24 AWG	1	1					
		Source to IN	OUT to load	PE1	PE0					
		6-mil, 10in of FR-4	3m, 24 AWG	0	1					
Residual Output Deterministic litter at 8.5Gbps Notes 4, 8, and 9)			5m, 24 AWG	1	0	0.15	0.20	UIP-P		
			7m, 24 AWG	1	0					
			10m, 24 AWG	1	1					
		Source to IN	OUT to load	PE1	PE0					
		6-mil, 10in of FR-4	3m, 24 AWG	0	1					
Residual Output Deterministic Jitter at 10Gbps (Notes 4, 8, and 9)			5m, 24 AWG	1	0		0.18	0.25	UIP-P	
(10.00), 0, 0.00			7m, 24 AWG	1	1					
			10m, 24 AWG	1	1					
Residual Output Deterministic Jitter at 10.0Gbps		10in of FR-4 at cable; see Figu		PE1	PE0		0.10		UI _{P-P}	
(Notes 4, 8, and 10)				0	0					
Propagation Delay							230		ps	
STATUS OUTPUT: LOS									1	
LOS Deassert		$IN_LEV = high$, ,					300		
LOS Assert		IN_LEV = low (I	-			80		100	mV _{P-P}	
		-	IN_LEV = high (Note 11) IN_LEV = high (Note 11)						+	
LOS Hysteresis (Note 4)		$IN_LEV = IngIT$				20	10		mV _{P-P}	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$ Typical values are at $T_A = +25^{\circ}C, V_{CC} = +3.3V$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		LOS asserted	0		25	μA
LOS Open-Collector Current Sink		LOS asserted; $V_{OL} \le 0.4V$	1.0			mA
		(Note 12)	0		25	μA
LOS Response Time (Note 4)		Time from V _{IN} dropping below deassert level or rising above assert level to 50% point of LOS output transition			10	μs
LOS Transition Time		Rise time or fall time (10% to 90%); pullup supply = 5.5V; external pullup $R \ge 4.7 k\Omega$		200		ns
CONTROL INPUTS: TX_DISABL	E, PE0, PE1	, OUT_LEV, IN_LEV				
Logic-High Voltage	VIH		2.0			V
Logic-Low Voltage	VIL				0.8	V
Logic-High Current	IIH	Current required to maintain logic-high state at V _{IH} > +2.0V			-150	μA
Logic-Low Current	IIL	Current required to maintain logic-low state at V_{IL} < +0.8V			350	μA

Note 1: Supply voltage to reach 90% of final value in less than 10µs, but not less than 10µs. Power-on delay interval measured from the 50% level of the final voltage at the filter's device side to 50% level of final current. The supply is to remain at or above 3V for at least 100ms. Only one full-scale transition is permitted during this interval. Aberrations on the transition are limited to less than 100mV.

Note 2: IN+ and IN- are single-ended, 50Ω terminations to (V_{CC} - 1.5V) ±0.2V.

Note 3: Load is $50\Omega \pm 1\%$ at each side and the pattern is 0000011111 or equivalent pattern at 2.5Gbps.

Note 4: Guaranteed by design and characterization.

Note 5: $PE1 = PE0 = logic-high (maximum preemphasis), load is 50\Omega \pm 1\% at each side. The pattern is 11001100 (50% edge density) at 10Gbps. AC common-mode output is computed as:$

$$V_{ACCM_RMS} = RMS[(V_P + V_N) / 2) - V_{DCCM}]$$

where:

 V_P = time-domain voltage measured at OUT+ with at least 10GHz bandwidth.

 V_N = time-domain voltage measured at OUT- with at least 10GHz bandwidth.

AC common-mode voltage (V_{ACCM_RMS}) expressed as an RMS value.

- DC common-mode voltage (V_DCCM) = average DC voltage of (V_P + V_N) / 2.
- Note 6: Using 00000111111 or equivalent pattern at 2.5Gbps. PE0 = PE1 = logic-low for minimum preemphasis. Measured within 2in of the output pins with Rogers 4350 dielectric, or equivalent, and ≥ 10-mil line width. For transition time, the 0% reference is the steady state level after four zeros, just before the transition, and the 100% reference level is the steady state level after four consecutive logic ones.
- **Note 7:** Pattern is 0000011111 or equivalent pattern at 10Gbps and 100mV_{P-P} differential swing. IN_LEV = logic-low and PE0 = PE1 = logic-low for minimum preemphasis. Signal transition time is controlled by the 4th-order BT filter (7.5GHz bandwidth) or equivalent. See Figure 3 for setup.

Note 8: Test pattern (464 bits): 100 zeros, 1010, PRBS7, 100 ones, 0101, PRBS7.

- **Note 9:** Input range selection is IN_LEV = logic-high for FR-4 input equalization. Cables are unequalized, Amphenol Spectra-Strip (160-2499-997) 24 AWG or equivalent. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter point D in Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media induced loss and not from clock source modulation. DJ is measured at point D of Figure 2.
- **Note 10:** Input range selection is IN_LEV = logic-low. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter point D in Figure 3. The deterministic jitter (DJ) at the output of the transmission line must be from media induced loss and not from clock source modulation. DJ is measured at point D of Figure 3.
- Note 11: Measured with 101010... pattern at 10Gbps with less than 1in of FR-4 at the input.
- Note 12: True open-collector outputs. V_{CC} = 0 and the external 4.7k Ω pullup resistor is connected to +5.5V.

MAX3984




Figure 1. TX Preemphasis in dB




Figure 2. Transmit Test Setup (The points labeled A, B, and D are referenced for AC parameter test conditions. Deterministic jitter and eye diagrams measured at point D.)

M/IXI/M





Figure 3. Receive-Side Test Setup (The points labeled A and D are referenced for AC parameter tests.)

Typical Operating Characteristics

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, PRBS7 + 100 CID pattern is PRBS 2^7, 100 zeros, 1010, PRBS 2^7, 100 ones, 0101, OUT_LEV = high, 10in of FR-4 at the input, IN_LEV = high, 360mV_{P-P} at input of FR-4, unless otherwise noted.)$



MAX3984

of FR-4 at the input, IN_LEV = high, 360mV_{P-P} at input of FR-4, unless otherwise noted.)

(V_{CC} = +3.3V, T_A = +25°C, PRBS7 + 100 CID pattern is PRBS 2⁷, 100 zeros, 1010, PRBS 2⁷, 100 ones. 0101. OUT LEV = high. 10in

Typical Operating Characteristics (continued)

MAX3984


DETERMINISTIC JITTER DETERMINISTIC JITTER DETERMINISTIC JITTER vs. FR-4 LENGTH (10.3Gbps) vs. FR-4 LENGTH (8.5Gbps) vs. FR-4 LENGTH (5Gbps) 1.0 1.0 1.0 IN LEV = LOW PE[1,0] = 00 IN LEV = LOW. IN_LEV = LOW, 0.9 0.9 0.9 0in OF FR-4 AT THE INPUT 0in OF FR-4 AT THE INPUT 0in OF FR-4 AT THE INPUT 0.8 0.8 0.8 PE[1,0] = 00 DETERMINISTIC JITTER (UI) DETERMINISTIC JITTER (UI) PE[1,0] = 00 DETERMINISTIC JITTER (UI) PE[1,0] = 010.7 0.7 0.7 PE[1.0] = 01PE[1,0] = 01 0.6 0.6 0.6 PE[1,0] = 100.5 PE[1,0] = 10 0.5 0.5 PE[1,0] = 10 0.4 0.4 0.4 0.3 0.3 0.3 PE[1.0] = 11 0.2 0.2 0.2 0.1 0.1 01 PE[1,0] = 11 PE[1,0] = 11 0 0 0 0 10 30 40 0 10 20 30 40 0 10 40 20 20 30 FR-4 LENGTH (in) FR-4 LENGTH (in) FR-4 LENGTH (in) **INPUT RETURN LOSS vs. FREQUENCY OUTPUT RETURN LOSS vs. FREQUENCY** TRANSIENT RESPONSE 0 0 2.5Gbps K28.7 PATTERN -5 -5 OUT LEV = HIGH -10 -10 DIFFERENTIAL S11 (dB) (dB) -15 **DIFFERENTIAL S22** -15 -20 -25 -20 -30 -25 -35 -30 A = 3.5 dB, PE = 00-40 B = 6.5dB, PE = 01 -35 C = 9.5 dB, PE = 10-45 D = 13dB, PE = 11 -50 -40 100 10,000 100 10,000 1000 1000 500ps/div FREQUENCY (MHz) FREQUENCY (MHz) **VERTICAL EYE OPENING** VERTICAL EYE OPENING **VERTICAL EYE OPENING** vs. CABLE LENGTH (10.3Gbps) vs. CABLE LENGTH (8.5Gbps) vs. CABLE LENGTH (5Gbps) 700 700 700 PE[1,0] = 00 PE[1,0] = 00 PE[1,0] = 00 600 600 600 /ERTICAL EYE OPENING (mVP-P) VERTICAL EYE OPENING (mVP-P) **VERTICAL EYE OPENING (mVP-P)** PE[1,0] = 01 PE[1,0] = 01PE[1,0] = 01 500 500 500 PE[1,0] = 10 PE[1,0] = 10 PE[1,0] = 10 400 400 400 PE[1.0] = 11PE[1,0] = 11 PE[1,0] = 11300 300 300 200 200 200 100 100 100 0 0 0 0 1 2 3 4 5 6 7 8 9 10 0 1 2 3 4 5 6 7 8 9 10 0 1 2 3 4 5 6 7 8 9 10 CABLE LENGTH (m) CABLE LENGTH (m) CABLE LENGTH (m) M/XX/M 8

Downloaded from **Elcodis.com** electronic components distributor


Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, PRBS7 + 100 CID pattern is PRBS 2^7, 100 zeros, 1010, PRBS 2^7, 100 ones, 0101, OUT_LEV = high, 10in of FR-4 at the input, IN_LEV = high, 360mV_{P-P} at input of FR-4, unless otherwise noted.)$


50ps/div




VERTICAL EYE OPENING



10m 24 AWG CABLE ASSEMBLY OUTPUT WITHOUT MAX3984 AT 8.5Gbps



10m 24 AWG CABLE ASSEMBLY OUTPUT WITH MAX3984 AT 5Gbps (PREEMPHASIS, PE[1,0] = 11, OUT_LEV = HIGH)



MAX3984



/N/IXI/N

20ns/div

Pin Description

PIN	NAME	FUNCTION
1	VCC1	Power-Supply Connection for Inputs. Connect to +3.3V.
2	IN+	Positive Data Input, CML. This input is internally terminated with 50 Ω .
3	IN-	Negative Data Input, CML. This input is internally terminated with 50 Ω .
4, 8, 9, 16	GND	Circuit Ground
5	OUT_LEV	Output-Swing Control Input, LVTTL with $20k\Omega$ Internal Pullup. Set to TTL high or open for maximum output swing, or set to TTL low for reduced swing.
6	PE1	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the most significant bit of the 2-bit preemphasis control. Set high or open to assert this pin.
7	PEO	Output Preemphasis Control Input, LVTTL with $10k\Omega$ Internal Pullup. This pin is the least significant bit of the 2-bit preemphasis control. Set high or open to assert this pin.
10	OUT-	Negative Data Output, CML. This output is terminated with 50 Ω to V _{CC2} .
11	OUT+	Positive Data Output, CML. This output is terminated with 50 Ω to V _{CC2} .
12	V _{CC2}	Power-Supply Connection for Output. Connect to +3.3V.
13	TX_DISABLE	Transmitter Disable Input, LVTTL with $10k\Omega$ Internal Pullup. When high or open, differential output is less than $10mV_{P-P}$. Set low for normal operation.
14	LOS	Loss-of-Signal Detect, Open-Collector TTL Output. Requires an external pullup ≥ 4.7 k Ω (+5.5V maximum). This output sinks current when the input signal is above the LOS deassert level. To disable squelch pull LOS to ground.
15	IN_LEV	Receive Equalization Control Input, LVTTL $40k\Omega$ Internal Pullup. Set to TTL high or open for higher LOS assert/deassert levels and 10in FR-4 compensation. Set to TTL low for lower LOS assert/deassert levels and to bypass the FR-4 equalization.
_	EP	Exposed Pad. For optimal thermal conductivity, this pad must be soldered to the circuit board ground.

Detailed Description

The MAX3984 is composed of a receiver, a driver, and an LOS detector with selectable threshold. Equalization is provided in the receiver. Selectable preemphasis and selectable output amplitude are included in the transmitter. The MAX3984 also includes transmit disable control for the output.

Receiver

Data is fed into the MAX3984 through a CML input stage and a selectable equalization stage. The fixed equalizer in the receiver corrects for up to 10in of PCB loss on FR-4 material at 10Gbps. The fixed equalizer can be bypassed by setting the IN_LEV pin to a logic-low. The driver includes four-state preemphasis to compensate for up to 10m of 24 AWG, 100Ω balanced cable, or 30in of FR-4. The OUT_LEV pin selects the output amplitude. When OUT_LEV is low, the peak-to-peak amplitude is $1000mV_{P-P}$. When OUT_LEV is high, the peak-to-peak amplitude is $1200mV_{P-P}$.

Loss of Signal (LOS)

Driver

Input LOS detection is provided. This is an open-collector output and requires an external pullup resistor ($\geq 4.7 k\Omega$). The pullup resistors should be connected from LOS to a supply in the +3.0V to +5.5V range. The LOS output is not valid until power-up is complete.






Figure 4. Functional Diagram

The IN_LEV pin sets the LOS assert and deassert levels. When IN_LEV is LVTTL high or open, the LOS assert threshold is $300mV_{P-P}$. When IN_LEV is LVTTL low, the LOS assert threshold is $100mV_{P-P}$.

TX_DISABLE provides manual control for turning the output off. The MAX3984 has a squelch function that disables the output when there is an LOS condition. To disable the squelch function, connect LOS to ground (see the *Squelch* section).

_Applications Information

Squelch

MAX3984

The MAX3984 can automatically detect an incoming signal and enable or disable the data outputs. To enable squelch, the LOS pin must be connected to a TTL high or V_{CC} with a pullup resistor ($\geq 4.7k\Omega$). Internally, TX_DISABLE and LOS are connected through an OR-gate to control the CML outputs. The outputs are disabled if LOS asserts. To turn off the squelch function, LOS must be pulled to TTL low. The output can also be disabled when TX_DISABLE is forced high.

Typical Characteristics at -40°C

The MAX3984 is guaranteed to work from 0°C to +85°C. Table 1 indicates typical performance outside the guaranteed limits.

Table 1. Typical Characteristics at -40°C

PARAMETER	SYMBOL		CONDITIO	vs		MIN	ТҮР	MAX	UNITS
		Measured differe Figure 2; TX_DIS OUT_LEV = high	ABLE = Iov	N,			1100		
Different Output Swing (Note 1)		Measured differe Figure 2; TX_DIS OUT_LEV = low,	ABLE = Iov	N,			920		mV _{P-P}
		TX_DISABLE = h	igh, PE1 =	PE0 = hig	gh		3.5		
Common-Mode Output (AC)		Measured at point TX_DISABLE = Ic			Note 2)		5		mV _{RMS}
Random Jitter		Measured at poin	nt D in Figu	ure 3 (Note	e 3)		0.5		psRMS
		Source to IN	OUT to load	PE1	PE0				
Residual Output Deterministic Jitter at 1.0Gbps (Notes 4, 5)			3m, 24 AWG	0	0				
		6-mil, 10in of FR-4	5m, 24 AWG	0	1	0.02		UIP-P	
			7m, 24 AWG	1	0				
			10m, 24 AWG	1	1				
		Source to IN	OUT to load	PE1	PE0				
			3m, 24 AWG	0	1				
Residual Output Deterministic Jitter at 5.0Gbps (Notes 4, 5)		6-mil, 10in of	5m, 24 AWG	1	0	0.12			UIP-P
		FR-4	7m, 24 AWG	1	0				
			10m, 24 AWG	1	1				
		Source to IN	OUT to load	PE1	PE0				
			3m, 24 AWG	0	1	0.2			
Residual Output Deterministic Jitter at 8.5Gbps (Notes 4, 5)		6-mil, 10in of	5m, 24 AWG	1	0				UI _{P-P}
		FR-4	7m, 24 AWG	1	0				
			10m, 24 AWG	1	1				

MAX3984

12 _

Table 1. Typical Characteristics at -40°C (continued)

PARAMETER	SYMBOL	C	CONDITION	NS		MIN	ТҮР	МАХ	UNITS
		Source to IN	OUT to load	PE1	PE0				
			3m, 24 AWG	0	1				
Residual Output Deterministic Jitter at 10Gbps (Notes 4, 5)		6-mil, 10in of	5m, 24 AWG	1	0	0.25	0.25		UI _{P-P}
		FR-4	7m, 24 AWG	1	1				
			10m, 24 AWG	1	1				

Note 1: Load is $50\Omega \pm 1\%$ at each side and the pattern is 0000011111 or equivalent pattern at 2.5Gbps.

Note 2: $PE1 = PE0 = logic-high (maximum preemphasis), load is <math>50\Omega \pm 1\%$ at each side. The pattern is 11001100 (50% edge density) at 10Gbps. AC common-mode output is computed as:

 $V_{ACCM_RMS} = RMS[(V_P + V_N) / 2) - V_{DCCM}]$

where:

 V_P = time-domain voltage measured at OUT+ with at least 10GHz bandwidth.

 V_{N} = time-domain voltage measured at OUT- with at least 10GHz bandwidth.

AC common-mode voltage (V_{ACCM_RMS}) expressed as an RMS value.

DC common-mode voltage (V_{DCCM}) = average DC voltage of ($V_P + V_N$) / 2.

Note 3: Pattern is 0000011111 or equivalent pattern at 10Gbps and 100mV_{P-P} differential swing. IN_LEV = logic-low and PE0 = PE1 = logic-low for minimum preemphasis. Signal transition time is controlled by the 4th-order BT filter (7.5GHz bandwidth) or equivalent. See Figure 3 for setup.

Note 4: Test pattern (464 bits): 100 zeros, 1010, PRBS7, 100 ones, 0101, PRBS7.

Note 5: Input range selection is IN_LEV = logic-high for FR-4 input equalization. Cables are unequalized, Amphenol Spectra-Strip (160-2499-997) 24 AWG or equivalent. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter point D in Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media induced loss and not from clock source modulation. DJ is measured at point D of Figure 2.

MAX3984

Layout Considerations

Exposed-Pad Package

Interface Schematics

Circuit board layout and design can significantly affect the performance of the MAX3984. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data signals. Power-supply decoupling should also be placed as close as possible to the V_{CC} pins. Always connect all V_{CC} pins to a power plane. Take care to isolate the input from the output signals to reduce feed through. The exposed-pad, 16-pin thin QFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX3984 must be soldered to the circuit board for proper thermal performance. Refer to Maxim Application Note *HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages* for additional information.

Figure 5. IN+/IN- Equivalent Input Structure




Figure 6. OUT+/OUT- Equivalent Output Structure




Figure 7. LVTTL Equivalent Input Structure





Figure 8. Loss-of-Signal Equivalent Output Structure






Typical Operating Circuits (continued)

M/X/M

MAX3984

MAX3984




Chip Information

PROCESS: SiGe Bipolar

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

DIVC																			
PKG		8L 3x3		1	12L 3x3		1	6L 3x3				EXF	OSEI	D PAD	VAR	ΙΑΤΙΟ	NS		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PKG.		D2			E2				
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC	
D	2.90 2.90	3.00 3.00	3.10 3.10	2.90 2.90	3.00 3.00	3.10 3.10	2.90 2.90	3.00	3.10 3.10	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
e		.65 BSC			0.50 BSC			50 BS		T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
L	0.35	0.55	0.75	0.45		0.65	0.30	0.40	0.50	T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
N		8	L		12			16		T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
ND		2			3			4		T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
NE		2			3			4		T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
A2	(.20 REI	F	C	0.20 REF	F	0	.20 RE	-	T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
k	0.25	-	-	0.25	-	-	0.25	-	-										
	3. NI 4. TH JE	S THE E TERI	TOTAI	L NUM #1 IDI	IBER O ENTIFII	F TER			ES ARE IN DE										
 		RKED MENSIO OM TE AND M POPUI	HE ZO FEATU ON b A RMINA NE REI LATION	NE IN JRE. PPLIE AL TIP FER T N IS P APPLI	IDICATI ES TO N O THE OSSIBI IES TO	LS OF ED. TH METAL NUMB LE IN A	TERMI IE TER LIZED BER OF A SYMI EXPOS	MINAL NAL # MINAI TERM TERM METRI ED HE	1 IDENTIFIER #1 IDENTIFIE INAL AND IS N IINALS ON EA CAL FASHION AT SINK SLUC	CONVENTION ARE OPTIONA ER MAY BE EIT MEASURED BE CH D AND E S	L, BUT N HER A N TWEEN IDE RES	IUST BI IOLD O 0.20 mr	E LOCA PR m AND (/ELY.						
2 2 2 1	MA 5. DII 7. DE 8. CC 9. DF 9. DF 1. NU	RKED /IENSIG OM TE AND P POPUI PLAN/ AWING RKING MBER	HE ZO FEATU ON b A RMINA NE REI LATION ARITY G CON I IS FO OF LE	NE IN JRE. PPLIE AL TIP FER T N IS P APPLI FORM R PAC ADS S	IDICATI ES TO N O THE OSSIBI IES TO JIS TO J CKAGE	LS OF ED. TH METAL NUME LE IN A THE E JEDEC ORIEI N ARE	TERMI HE TER LIZED BER OF A SYMI EXPOS MO22 NTATIO FOR R	MINAL NAL # MINAI TERM TERM METRI ED HE 0 REV DN RE	1 IDENTIFIER . #1 IDENTIFIE INAL AND IS N 1INALS ON EA CAL FASHION	CONVENTION ARE OPTIONAL R MAY BE EIT MEASURED BE CCH D AND E S G AS WELL AS	L, BUT N HER A N TWEEN IDE RES	IUST BI IOLD O 0.20 mr	E LOCA PR m AND (/ELY.).25 mm		ACKAG 12, 16L	E OUTLINE THIN QFN, 3		REV. [2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18

© 2007 Maxim Integrated Products

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

is a registered trademark of Maxim Integrated Products, Inc.