

STLVDS3486


High speed differential line drivers

Feature summary

- meets or exceeds the requirements of ansi TIA/EIA-644 standard
- Operates with a single 3.3V supply
- Designed for signaling rate up to 400Mbps
- Differential input thresholds ±100mV max
- Typical propagation delay time of 2.5ns
- Power dissipation 60mW typical per receiver at 200MHz
- Low voltage TTL (LVTTL) logic output levels
- Pin compatible with the MC3486 and SN65LVD3486
- Open circuit fail safe
- ESD protection: 7KV receiver pins 3KV all pins vs gnd

Description

The STLVDS3486, is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (LVLS). This signaling technique lowers the outcut voltage levels of 5V differential standard levels (such as TIA/EIA-422B) to reduce the power, increase the switching speeds and allow operations with a 3.3V supply rail. This differential receiver provides a valid logical or actual state with a 3.3V supply rail.



It also provides a valid logical output state with a ±100mV differential input volage within the input common mode voltage ange. The input common mode voltage allows 1V of ground potential difference between two LVDS nodes.

The interded application of this device and signal included application of this device and signal included is both point-to-point and signal included provided in pedance media approximately 100Ω . The transmission media may be printed circuit board traces, backplanes or cables. The ultimate rate and distance of data transfer depend upon the attenuation characteristics of the media and noise coupling to the environment.

The STLVDS3486 version is characterized for operation from -40°C to 85°C.

Order code

Part number	Temperature Range	Package	Comments
STLVDS3486BTR	-40 to 85 °C	TSSOP16 (Tape & Reel)	2500 parts per reel
April 2006		Rev. 4	1/15

Contents

1	Pin configuration
2	Logic diagram
3	Maximum ratings
4	Electrical characteristics6
5	Test circuit
6	Typical performance characteristics
7	Package mechanical data
8	Revision history
0050	Pin configuration 3 Logic diagram 4 Maximum ratings 5 Electrical characteristics 6 Test circuit 8 Typical performance characteristics 11 Package mechanical data 12 Revision history 15

Pin configuration 1

Figure	1.	Pin connections
--------	----	-----------------




Table 1. **Pin description**

Table 1. Pin descriptio	n	
Pin n°	Symbol	Name and function
2, 6, 10, 14	1A to 4A	Receiver inputs
1, 7, 9, 15	1B to 4B	Negated receiver inputs
3, 5, 11, 13	1Y to 4Y	Receiver outputs
4	1EN, 2EN	Receivers 1 and 2 enable
12	3EN, 4EN	Receivers 3 and 4 enable
8	GND	Ground
16	V _{cc}	Supply voltage

Truth table Table 2.

Differential input	Enables	Output
A, B	EN	Y
V _{ID} ≥ 100mV	Н	Н
-100mV < V _{ID} < 100mV	Н	?
$V_{ID} \leq -100 mV$	Н	L
Х	L	Z
OPEN	Н	Н

L=Low level, H=High Level, X=Don't care, Z= High Impedance



57

2 Logic diagram




Figure 2. Logic diagram and logic symbol

Maximum ratings 3

Symbol	Paramet	er	Value	Unit
V _{CC}	Supply voltage (Note 1)	upply voltage (Note 1)		V
VI	Input voltage		-0.5 to (V _{CC} + 0.5)	V
VI	Input voltage (A or B inputs)	Input voltage (A or B inputs)		V
FOD		Pins receivers	7	
ESD	Human body model	All pins vs gnd	3	- KV
T _{stg}	Storage temperature range		-65 to +150	°C

Table 3.	Absolute maxir	num ratings
----------	----------------	-------------

All voltages except differential I/O bus voltage, are with respect to the network ground Note: 1 terminal. arodi

HIGH Level input voltage (enable) OW Level input voltage (enable) Magnitude of differential input voltage	3.0 2.0 0.1 0.5 V _{ID}	3.3	3.6 0.8 0.6	V V V	
OW Level input voltage (enable)	0.1			V	
VIH HIGH Level input voltage (enable) 2.0 VIL LOW Level input voltage (enable) 0.8 VID Magnitude of differential input voltage 0.1 0.6 VIC Common mode input voltage 0.5 VID 2.4-0.5 VID					
			0.6	14	
Common mode input voltage	0.5 V _{ID}			V	
			2.4-0.5 V _{ID}	V	
			V _{CC} - 0.8		
Dperating temperature range	-40		85	°C	
le Prou					

Table 4. **Recommended operating conditions**



Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

4 Electrical characteristics

Table 5. Electrical characteristics

(Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25°C, and V_{CC} = 3.3V).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{ITH+}	Positive Going Differential Input Voltage Threshold				100	mV
V _{ITH-}	Negative Going Differential Input Voltage Threshold		-100			mV
V	High Lough Output Voltage	I _{OH} = -8mA	2.4			V
V _{OH}	High Level Output Voltage	I _{OH} = -4mA	2.8			v
V _{OL}	Low Level Output Voltage	I _{OH} = 8mA			0.4	V
1	Supply Current	Enabled, No Load		10	18	mA
I _{CC}	Supply Current	Disabled		0.25	0.5	mA
1	Input Current (A or B inpute)	$V_{I} = 0V$	-2	-10	-20	۸
I	Input Current (A or B inputs)	$V_{1} = 2.4V$	-1.2	-3		μA
I _{I(OFF)}	Power off Input Current (A or B inputs)	$V_{CC} = 0, V_{I} = 3.6V$		10	20	μA
I _{IH}	High Level Input Current (EN, G, \overline{G} or Inputs)	V _{IH} = 2V			10	μΑ
I _{IL}	Low Level Input Current (EN, G, \overline{G} or Inputs)	V _{IL} = 0.8V			10	μΑ
I _{OZ}	High Impedance Output Current	$V_0 = 0$ or V_{CC}			± 10	μA

obsolete Production

Table 6.Switching characteristics

(Over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25^{\circ}C$, and $V_{CC} = 3.3V$).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{PLH}	Propagation Delay Time, Low to High Output		1.5	2.5	3.3	ns
t _{PHL}	Propagation Delay Time, High to Low Output		1.5	2.5	3.3	ns
t _r	Differential Output Signal Rise Time			0.4		ns
t _f	Differential Output Signal Fall Time	C _L = 10pF, Fig. 1		0.4		ns
t _{sk(O)}	Channel to Channel Output Skew (note1)			0.1	0.3	ns
t _{sk(P)}	Pulse Skew (t _{PHL} - t _{PLH}) (note2)			0.2	0.4	ns
t _{sk(PP)}	Part to Part Skew (note3)				1	ns
t _{PZH}	Propagation Delay Time, High Impedance to High Level Output			3	12	ns
t _{PZL}	Propagation Delay Time, High Impedance to Low Level Output	Fig. 2	05	5	12	ns
t _{PHZ}	Propagation Delay Time, High Level to High Impedance Output	1 19. 2		5	12	ns
t _{PLZ}	Propagation Delay Time, Low Level to High Impedance Output			5	12	ns


Note: 1 $t_{sk(O)}$ is the maximum delay time difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.

- 2 $t_{sk(P)}$ is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- 3 t_{sk(PP)} is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same V_{CC}, and within 5°C of each other within the operating temperature range.



2050lete

5 Test circuit





Note A: All input pulse are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50Mpps, pulse width = 10 ± 0.2ns. Note B: C_L includes instrumentation and fixture capacitance within 6mm of the D.U.T.

57





Figure 4. Enable and disable time test circuit and waveform

Note A: All input pulse are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50Mpps, pulse width = 500 \pm 10ns. Note B: C_L includes instrumentation and fixture capacitance within 6mm of the D.U.T.



6 Typical performance characteristics



(unless otherwise specified at $T_J = 25^{\circ}C$)

7 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

obsolete Product(s). Obsolete Product(s)



Package mechanical data


	TSSOP16 MECHANICAL DATA								
514		mm.			inch				
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			1.2			0.047			
A1	0.05		0.15	0.002	0.004	0.006			
A2	0.8	1	1.05	0.031	0.039	0.041			
b	0.19		0.30	0.007		0.012			
С	0.09		0.20	0.004		0.0079			
D	4.9	5	5.1	0.193	0.197	0.201			
E	6.2	6.4	6.6	0.244	0.252	0.260			
E1	4.3	4.4	4.48	0.169	0.173	0.176			
е		0.65 BSC			0.0256 BSC				
К	0°		8°	0°		8°			
L	0.45	0.60	0.75	0.018	0.024	0.030			



12/15

57

	Та	pe & Reel	TSSOP16 N	IECHANICA	L DATA		
DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			330			12.992	
С	12.8		13.2	0.504		0.519	
D	20.2			0.795			
Ν	60			2.362			
Т			22.4			0.882	
Ao	6.7		6.9	0.264		0.272	
Во	5.3		5.5	0.209		0.217	
Ko	1.6		1.8	0.063		0.071	
Po	3.9		4.1	0.153		0.161	
Р	7.9		8.1	0.311		0.319	



8 Revision history

Table 7.Revision history

Date	Revision	Changes
06-Apr-2006	4	Order codes has been updated and new template.

obsolete Product(s). Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

