### Z8536 CIO Counter/Timer and Parallel I/O Unit

### September 1988

### Features

- Two independent 8-bit, double-buffered, bidirectional I/O ports plus a 4-bit special-purpose I/O port. I/O ports feature programmable polarity, programmable direction (Bit mode), "pulse catchers," and programmable opendrain outputs.
- Four handshake modes, including 3-Wire (like the IEEE-488).
- REQUEST/WAIT signal for high-speed data transfer.
- Flexible pattern-recognition logic, programmable as a 16-vector interrupt controller.
- Three independent 16-bit counter/timers with up to four external access lines per counter/timer (count input, output, gate, and trigger), and three output duty cycles (pulsed, one-shot, and square-wave), programmable as retriggerable or nonretriggerable.
- Easy to use since all registers are read/write.

### General Description

The Z8536 CIO Counter/Timer and Parallel I/O element is a general-purpose peripheral circuit, satisfying most counter/timer and parallel I/O needs encountered in system designs. This versatile device contains three I/O ports and three counter/timers. Many programmable options tailor its configuration to specific applications. The use of the device is simplified by making all internal registers

(command, status, and data) readable and (except for status bits) writable. In addition, each register is given its own unique internal address, so that any register can be accessed in two operations. All data registers can be directly accessed in a single operation. The CIO is easily interfaced to all popular microprocessors.




Figure 1. Pin Functions




Figure 2a. 40-pin Dual-In-Line Package (DIP). Pin Assignments

2021-001,002

1




Figure 2b. 44-pin Chip Carrier. Pin Assignments

### Pin Description

Aq.Aq. Address Lines (input). These two lines are used to select the register involved in the CPU transaction: Port A's Data register, Port B's Data register, Port C's Data register, or a control register.

**CE.** Chip Enable (input, active Low). A Low level on this input enables the CIO to be read from or written to.

**D<sub>0</sub>-D<sub>7</sub>.** Data Bus (bidirectional 3-state). These eight data lines are used for transfers between the CPU and the CIO.

**IEI.** Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

**IEO.** Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from the requesting CIO or is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

**INT.** Interrupt Request (output, open-drain, active Low). This signal is pulled Low when the CIO requests an interrupt.

INTACK. Interrupt Acknowledge (input, active Low). This input indicates to the CIO that an Interrupt Acknowledge cycle is in progress.

INTACK must be synchronized to PCLK, and

it must be stable throughout the Interrupt Acknowledge cycle.

**PA<sub>0</sub>-PA<sub>7</sub>.** Port A I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the CIO's Port A and external devices.

**PB<sub>0</sub>-PB<sub>7</sub>.** Port B I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the CIO's Port B and external devices. May also be used to provide external access to Counter/Timers 1 and 2.

**PC<sub>0</sub>-PC<sub>3</sub>.** Port C I/O lines (bidirectional, 3-state, or open-drain). These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for Ports A and B or to provide external access to Counter/Timer 3 or access to the CIO's Port C.

**PCLK.** Peripheral Clock (input, TTL-compatible). This is the clock used by the internal control logic and the counter/timers in timer mode. It does not have to be the CPU clock.

RD\*. Read (input, active Low). This signal indicates that a CPU is reading from the CIO. During an Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the data bus if the CIO is the highest priority device requesting an interrupt.

**WR\*.** Write (input, active Low). This signal indicates a CPU write to the CIO.

\*When  $\overline{RD}$  and  $\overline{WR}$  are detected Low at the same time (normally an illegal condition), the CIO is reset.

### Architecture

The CIO Counter/Timer and Parallel I/O element (Figure 3) consists of a CPU interface, three I/O ports (two general-purpose 8-bit ports and one special-purpose 4-bit port), three 16-bit counter/timers, an interrupt-

control logic block, and the internal-control logic block. An extensive number of programmable options allow the user to tailor the configuration to best suit the specific application.




Figure 3. CIO Block Diagram

## Architecture (Continued)




Figure 4. Ports A and B Block Diagram

The two general-purpose 8-bit I/O ports (Figure 4) are identical, except that Port B can be specified to provide external access to Counter/Timers 1 and 2. Either port can be programmed to be a handshake-driven, double-buffered port (input, output, or bidirectional) or a control-type port with the direction of each bit individually programmable. Each port includes pattern-recognition logic, allowing interrupt generation when a specific pattern is detected. The pattern-recognition logic can be programmed so the port functions like a priority-interrupt controller. Ports A and B can also be linked to form a 16-bit I/O port.

To control these capabilities, both ports contain 12 registers. Three of these registers, the Input, Output, and Buffer registers, comprise the data path registers. Two registers, the Mode Specification and Handshake Specification registers, are used to define the mode of the port and to specify which handshake, if any, is to be used. The reference pattern for the pattern-recognition logic is defined via three registers: the Pattern Polarity, Pattern Transition, and Pattern Mask registers. The detailed characteristics of each bit path (for

example, the direction of data flow or whether a path is inverting or noninverting) are programmed using the Data Path Polarity, Data Direction, and Special I/O Control registers.

The primary control and status bits are grouped in a single register, the Command and Status register, so that after the port is initially configured, only this register must be accessed frequently. To facilitate initialization, the port logic is designed so that registers associated with an unrequired capability are ignored and do not have to be programmed.

The function of the special-purpose 4-bit port, Port C (Figure 5), depends upon the roles of Ports A and B. Port C provides the required handshake lines. Any bits of Port C not used as handshake lines can be used as I/O lines or to provide external access for the third counter/timer.

Since Port C's function is defined primarily by Ports A and B, only three registers (besides the Data Input and Output registers) are needed. These registers specify the details of each bit path: the Data Path Polarity, Data Direction, and Special I/O Control registers.






Figure 5. Port C Block Diagram

The three counter/timers (Figure 6) are all identical. Each is comprised of a 16-bit down-counter, a 16-bit Time Constant register (which holds the value loaded into the down-counter), a 16-bit Current Count register (used to read the contents of the down-counter), and two 8-bit registers for control and status (the Mode Specification and the Command and Status registers).

The capabilities of the counter/timer are numerous. Up to four port I/O lines can be dedicated as external access lines for each counter/timer: counter input, gate input, trigger input, and counter/timer output. Three different counter/timer output duty cycles are available: pulse, one-shot, or square-wave.

The operation of the counter/timer can be programmed as either retriggerable or nonretriggerable. With these and other options, most counter/timer applications are covered.

There are five registers (Master Interrupt Control register, three Interrupt Vector registers, and the Current Vector register) associated with the interrupt logic. In addition, the ports' Command and Status registers and the counter/timers' Command and Status registers include bits associated with the interrupt logic. Each of these registers contains three bits for interrupt control and status: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE).

## Architecture (Continued)




Figure 6. Counter/Timer Block Diagram

# Functional Description

The following describes the functions of the ports, pattern-recognition logic, counter/timers, and interrupt logic.

I/O Port Operations. Of the CIO's three I/O ports, two (Ports A and B) are general-purpose, and the third (Port C) is a special-purpose 4-bit port. Ports A and B can be configured as input, output, or bidirectional ports with handshake. (Four different handshakes are available.) They can also be linked to form a single 16-bit port. If they are not used as ports with handshake, they provide 16 input or output bits with the data direction programmable on a bit-by-bit basis. Port B also provides access for Counter/Timers 1 and 2. In all configurations, Ports A and B can be programmed to recognize specific data patterns and to generate interrupts when the pattern is encountered.

The four bits of Port C provide the handshake lines for Ports A and B when required. A REQUEST/WAIT line can also be provided so that CIO transfers can be synchronized with DMAs or CPUs. Any Port C bits not used for handshake or REQUEST/WAIT can be used as input or output bits (individually data-direction programmable) or external access lines for Counter/Timer 3. Port C does not contain any pattern-recognition logic. It is, however, capable of bit-addressable writes. With this feature, any combination of bits can be set and/or cleared while the other bits remain undisturbed without first reading the register.

Bit Port Operations. In bit port operations, the

port's Data Direction register specifies the direction of data flow for each bit. A 1 specifies an input bit, and a 0 specifies an output bit. If bits are used as I/O bits for a counter/timer, they should be set as input or output, as required.

The Data Path Polarity register provides the capability of inverting the data path. A 1 specifies inverting, and a 0 specifies non-inverting. All discussions of the port operations assume that the path is noninverting.

The value returned when reading an input bit reflects the state of the input just prior to the read. A 1's catcher can be inserted into the input data path by programming a 1 to the corresponding bit position of the port's Special I/O Control register. When a 1 is detected at the 1's catcher input, its output is set to 1 until it is cleared. The 1's catcher is cleared by writing a 0 to the bit. In all other cases, attempted writes to input bits are ignored.

When Ports A and B include output bits, reading the Data register returns the value being output. Reads of Port C return the state of the pin. Outputs can be specified as opendrain by writing a 1 to the corresponding bit of the port's Special I/O Control register. Port C has the additional feature of bit-addressable writes. When writing to Port C, the four most significant bits are used as a write protect mask for the least significant bits (0-4, 1-5, 2-6, and 3-7). If the write protect bit is written with a 1, the state of the corresponding output bit is not changed.

Functional
Description
(Continued)

Ports with Handshake Operation. Ports A and B can be specified as 8-bit input, output, or bidirectional ports with handshake. The CIO provides four different handshakes for its ports: Interlocked, Strobed, Pulsed, and 3-Wire. When specified as a port with handshake, the transfer of data into and out of the port and interrupt generation is under control of the handshake logic. Port C provides the handshake lines as shown in Table 1. Any Port C lines not used for handshake can be used as simple I/O lines or as access lines for Counter/Timer 3.

When Ports A and B are configured as ports with handshake, they are double-buffered. This allows for more relaxed interrupt service routine response time. A second byte can be input to or output from the port before the interrupt for the first byte is serviced. Normally, the Interrupt Pending (IP) bit is set and an interrupt is generated when data is shifted into the Input register (input port) or out of the Output register (output port). For input and output ports, the IP is automatically cleared when the data is read or written. In bidirectional ports, IP is cleared only by command. When the Interrupt on Two Bytes (ITB) control bit is set to 1, interrupts are generated only when two bytes of data are available to be read or written. This allows a minimum of 16 bits of information to be transferred on each interrupt. With ITB set, the IP is not automatically cleared until the second byte of data is read or written.

When the Single Buffer (SB) bit is set to 1, the port acts as if it is only single-buffered. This is useful if the handshake line must be stopped on a byte-by-byte basis.

Ports A and B can be linked to form a 16-bit port by programming a 1 in the Port Link Control (PLC) bit. In this mode, only Port A's Handshake Specification and Command and Status registers are used. Port B must be specified as a bit port. When linked, only Port A has pattern-match capability. Port B's

pattern-match capability must be disabled. Also, when the ports are linked, Port B's Data register must be read or written before Port A's.

When a port is specified as a port with handshake, the type of port it is (input, output, or bidirectional) determines the direction of data flow. The data direction for the bidirectional port is determined by a bit in Port C (Table 1). In all cases, the contents of the Data Direction register are ignored. The contents of the Special I/O Control register apply only to output bits (3-state or open-drain). Inputs may not have I's catchers; therefore, those bits in the Special I/O Control register are ignored. Port C lines used for handshake should be programmed as inputs. The handshake specification overrides Port C's Data Direction register for bits that must be outputs. The contents of Port C's Data Path Polarity register still apply.

Interlocked Handshake. In the Interlocked Handshake mode, the action of the CIO must be acknowledged by the external device before the next action can take place. Figure 7 shows timing for Interlocked Handshake. An output port does not indicate that new data is available until the external device indicates it is ready for the data. Similarly, an input port does not indicate that it is ready for new data until the data source indicates that the previous byte of the data is no longer available, thereby acknowledging the input port's acceptance of the last byte. This allows the CIO to interface directly to the port of a Z8 microcomputer, a UPC, an FIO, an FIFO, or to another CIO port with no external logic.

A 4-bit deskew timer can be inserted in the Data Available  $(\overline{DAV})$  output for output ports. As data is transferred to the Buffer register, the deskew timer is triggered. After the number of PCLK cycles specified by the deskew timer time constant plus one,  $\overline{DAV}$  is allowed to go Low. The deskew timer therefore guarantees that the output data is valid for a specified minimum amount of time before  $\overline{DAV}$ 

Port A/B Configuration	PC <sub>3</sub>	PC2	PC <sub>1</sub>	PC0
Ports A and B: Bit Ports	Bit I/O	Bit I/O	Bit I/O	Bit I/O
Port A: Input or Output Port (Interlocked, Strobed, or Pulsed Handshake)*	RFD or DAV	ACKIN	REQUEST/WAIT or Bit I/O	Bit I/O
Port B: Input or Output Port (Interlocked, Strobed, or Pulsed Handshake)*	REQUEST/WAIT or Bit I/O	Bit I/O	RFD or DAV	ACKIN
Port A or B: Input Port (3-Wire Handshake)	RFD (Output)	DAV (Input)	REQUEST/WAIT or Bit I/O	DAC (Output)
Port A or B: Output Port (3-Wire Handshake)	DAV (Output)	DAC (Input)	REQUEST/WAIT or Bit I/O	RFD (Input)
Port A or B: Bidirectional Port (Interlocked or Strobed Handshake)	RFD or DAV	ACKIN	REQUEST/WAIT or Bit I/O	IN/OUT

<sup>\*</sup>Both Ports A and B can be specified input or output with Interlocked, Strobed, or Pulsed Handshake at the same time if neither uses REQUEST/WAIT.

Table 1. Port C Bit Utilization

Functional Description (Continued)


goes Low. Deskew timers are available for output ports independent of the type of handshake employed.

Strobed Handshake. In the Strobed Handshake mode, data is "strobed" into or out of the port by the external logic. The falling edge of the Acknowledge Input (ĀCKIN) strobes data into or out of the port. Figure 7 shows timing for the Strobed Handshake. In contrast to the Interlocked handshake, the signal indicating the port is ready for another data transfer operates independently of the ĀCKIN input. It is up to the external logic to ensure that data overflows or underflows do not occur.

3-Wire Handshake. The 3-Wire Handshake is designed for the situation in which one output port is communicating with many input ports simultaneously. It is essentially the same as the Interlocked Handshake, except that two signals are used to indicate if an input port is ready for new data or if it has accepted the present data. In the 3-Wire Handshake (Figure 8), the rising edge of one status line indicates that the port is ready for data, and the rising edge of another status line indicates that the data has been accepted. With the 3-Wire Handshake, the output lines of many input ports can be bussed together with open-drain drivers; the output port knows when all the ports have accepted the data and are ready. This is the

same handshake as is used on the IEEE-488 bus. Because this handshake requires three lines, only one port (either A or B) can be a 3-Wire Handshake port at a time. The 3-Wire Handshake is not available in the bidirectional mode. Because the port's direction can be changed under software control, however, bidirectional IEEE-488-type transfers can be performed.

Pulsed Handshake. The Pulsed Handshake (Figure 9) is designed to interface to mechanical-type devices that require data to be held for long periods of time and need relatively wide pulses to gate the data into or out of the device. The logic is the same as the Interlocked Handshake mode, except that an internal counter/timer is linked to the handshake logic. If the port is specified in the input mode, the timer is inserted in the ACKIN path. The external ACKIN input triggers the timer and its output is used as the Interlocked Handshake's normal acknowledge input. If the port is an output port, the timer is placed in the Data Available (DAV) output path. The timer is triggered when the normal Interlocked Handshake DAV output goes Low and the timer output is used as the actual DAV output. The counter/timer maintains all of its normal capabilities. This handshake is not available to bidirectional ports.






Figure 7. Interlocked and Strobed Handshakes




Figure 8. 3-Wire Handshake

# Functional Description (Continued)

REQUEST/WAIT Line Operation. Port C can be programmed to provide a status signal output in addition to the normal handshake lines for either Port A or B when used as a port with handshake. The additional signal is either a REQUEST or WAIT signal. The REQUEST signal indicates when a port is ready to perform a data transfer via the CPU interface. It is intended for use with a DMA-type device. The WAIT signal provides synchronization for transfers with a CPU. Three bits in the Port Handshake Specification register provide controls for the REQUEST/WAIT logic. Because the extra Port C line is used, only one port can be specified as a port with a handshake and a REQUEST/WAIT line. The other port must be

Operation of the REQUEST line is modified by the state of the port's Interrupt on Two Bytes (ITB) control bit. When ITB is 0, the REQUEST line goes active as soon as the CIO is ready for a data transfer. If ITB is 1, REQUEST does not go active until two bytes can be transferred. REQUEST stays active as long as a byte is available to be read or written.

The SPECIAL REQUEST function is reserved for use with bidirectional ports only. In this case, the REQUEST line indicates the status of the register not being used in the data path at that time. If the IN/OUT line is High, the REQUEST line is High when the Output register is empty. If IN/OUT is Low, the REQUEST line is High when the Input register is full

Pattern-Recognition Logic Operation. Both Ports A and B can be programmed to generate interrupts when a specific pattern is recognized at the port. The pattern-recognition logic is independent of the port application, thereby allowing the port to recognize patterns in all of its configurations. The pattern can be independently specified for each bit as 1, 0, rising edge, falling edge, or any transition. Individual bits may be masked off. A patternmatch is defined as the simultaneous satisfaction of all nonmasked bit specifications in the AND mode or the satisfaction of any nonmasked bit specifications in either of the OR or OR-Priority Encoded Vector modes.

OUTPUT PORT

TRIGGER COUNTER OUTPUT

OUTPUT

TRIGGER COUNTER OUTPUT

OUTPUT

OUTPUT

OUTPUT

OT 3

Figure 9. Pulsed Handshake

The pattern specified in the Pattern Definition register assumes that the data path is programmed to be noninverting. If an input bit in the data path is programmed to be inverting, the pattern detected is the opposite of the one specified. Output bits used in the patternmatch logic are internally sampled before the invert/noninvert logic.

Bit Port Pattern-Recognition Operations. During bit port operations, pattern-recognition may be performed on all bits, including those used as I/O for the counter/timers. The input to the pattern-recognition logic follows the value at the pins (through the invert/noninvert logic) in all cases except for simple inputs with l's catchers. In this case, the output of the l's catcher is used. When operating in the AND or OR mode, it is the transition from a nomatch to a match state that causes the interrupt. In the "OR" mode, if a second match occurs before the first match goes away, it does not cause an interrupt. Since a match condition only lasts a short time when edges are specified, care must be taken to avoid losing a match condition. Bit ports specified in the OR-Priority Encoded Vector mode generate interrupts as long as any match state exists. A transition from a no-match to a match state is not required.

The pattern-recognition logic of bit ports operates in two basic modes: transparent and latched. When the Latch on Pattern Match (LPM) bit is set to 0 (Transparent mode), the interrupt indicates that a specified pattern has occurred, but a read of the Data register does not necessarily indicate the state of the port at the time the interrupt was generated. In the Latched mode (LPM=1), the state of all the port inputs at the time the interrupt was generated is latched in the input register and held until IP is cleared. In all cases, the PMF indicates the state of the port at the time it is read.

If a match occurs while IP is already set, an error condition exists. If the Interrupt On Error bit (IOE) is 0, the match is ignored. However, if IOE is 1 after the first IP is cleared, it is automatically set to 1 along with the Interrupt Error (ERR) flag. Matches occurring while ERR is set are ignored. ERR is cleared when the corresponding IP is cleared.

When a pattern-match is present in the OR-Priority Encoded Vector mode, IP is set to 1. The IP cannot be cleared until a match is no longer present. If the interrupt vector is allowed to include status, the vector returned during Interrupt Acknowledge indicates the highest priority bit matching its specification at the time of the Acknowledge cycle. Bit 7 is the highest priority and bit 0 is the lowest. The bit initially causing the interrupt may not be the one indicated by the vector if a higher priority bit matches before the Acknowledge. Once the

Functional Description (Continued)

Acknowledge cycle is initiated, the vector is frozen until the corresponding IP is cleared. Where inputs that cause interrupts might change before the interrupt is serviced, the I's catcher can be used to hold the value. Because a no-match to match transition is not required, the source of the interrupt must be cleared before IP is cleared or else a second interrupt is generated. No error detection is performed in this mode, and the Interrupt On Error bit should be set to 0.

Ports with Handshake Pattern-Recognition Operation. In this mode, the handshake logic normally controls the setting of IP and, therefore, the generation of interrupt requests. The pattern-match logic controls the Pattern-Match Flag (PMF). The data is compared with the match pattern when it is shifted from the Buffer register to the Input register (input port) or when it is shifted from the Output register to the Buffer register (output port). The pattern match logic can override the handshake logic in certain situations. If the port is programmed to interrupt when two bytes of data are available to be read or written, but the first byte matches the specified pattern, the pattern-recognition logic sets IP and generates an interrupt. While PMF is set, IP cannot be cleared by reading or writing the data registers. IP must be cleared by command. The input register is not emptied while IP is set, nor is the output register filled until IP is cleared.

If the Interrupt on Match Only (IMO) bit is set, IP is set only when the data matches the pattern. This is useful in DMA-type application when interrupts are required only after a block of data is transferred.

Counter/Timer Operation. The three independent 16-bit counter/timers consist of a presettable 16-bit down counter, a 16-bit Time Constant register, a 16-bit Current Counter register, an 8-bit Mode Specification register, an 8-bit Command and Status register, and the associated control logic that links these registers.

Function	C/T <sub>1</sub>	C/T <sub>2</sub>	C/T <sub>3</sub>	
Counter/Timer Output	PB 4	PB 0	PC 0	
Counter Input	PB 5	PB 1	PC 1	
Trigger Input	PB 6	PB 2	PC 2	
Gate Input	PB 7	PB 3	PC 3	

Table 2. Counter/Timer External Access

The flexibility of the counter/timers is enhanced by the provision of up to four lines per counter/timer (counter input, gate input, trigger input, and counter/timer output) for direct external control and status. Counter/Timer 1's external I/O lines are provided by the four most significant bits of Port B. Counter/Timer 2's are provided by the four least significant bits of Port B. Counter/Timer 3's external I/O lines are provided by the four bits of Port C. The utilization of these lines (Table 2) is programmable on a bit-by-bit basis via the Counter/Timer Mode Specification registers.

When external counter/timer I/O lines are to be used, the associated port lines must be vacant and programmed in the proper data direction. Lines used for counter/timer I/O have the same characteristics as simple input lines. They can be specified as inverting or noninverting; they can be read and used with the pattern-recognition logic. They can also include the 1's catcher input.

Counter/Timers 1 and 2 can be linked internally in three different ways. Counter/Timer 1's output (inverted) can be used as Counter/Timer 2's trigger, gate, or counter input. When linked, the counter/timers have the same capabilities as when used separately. The only restriction is that when Counter/Timer 1 drives Counter/Timer 2's count input, Counter/Timer 2 must be programmed with its external count input disabled.

There are three duty cycles available for the timer/counter output: pulse, one-shot, and square-wave. Figure 10 shows the counter/timer waveforms. When the Pulse mode




Figure 10. Counter/Timer Waveforms

Functional
Description
(Continued)

is specified, the output goes High for one clock cycle, beginning when the down-counter leaves the count of 1. In the One-Shot mode, the output goes High when the counter/timer is triggered and goes Low when the downcounter reaches 0. When the square-wave output duty cycle is specified, the counter/timer goes through two full sequences for each cycle. The initial trigger causes the downcounter to be loaded and the normal countdown sequence to begin. If a 1 count is detected on the down-counter's clocking edge, the output goes High and the time constant value is reloaded. On the clocking edge, when both the down-counter and the output are l's, the output is pulled back Low.

The Continuous/Single Cycle (C/SC) bit in the Mode Specification register controls operation of the down-counter when it reaches terminal count. If  $C/\overline{SC}$  is 0 when a terminal count is reached, the countdown sequence stops. If the  $C/\overline{SC}$  bit is 1 each time the countdown counter reaches 1, the next cycle causes the time constant value to be reloaded. The time constant value may be changed by the CPU, and on reload, the new time constant value is lcaded.

Counter/timer operations require loading the time constant value in the Time Constant register and initiating the countdown sequence by loading the down-counter with the time constant value. The Time Constant register is accessed as two 8-bit registers. The registers are readable as well as writable, and the access order is irrelevant. A 0 in the Time Constant register specifies a time constant of 65,536. The down-counter is loaded in one of three ways: by writing a 1 to the Trigger Command Bit (TCB) of the Command and Status register, on the rising edge of the external trigger input, or, for Counter/Timer 2 only, on the rising edge of Counter/Timer l's internal output if the counters are linked via the trigger input. The TCB is write-only, and read always returns 0.

Once the down-counter is loaded, the countdown sequence continues toward terminal count as long as all the counter/timers' hardware and software gate inputs are High. If any of the gate inputs goes Low (0), the countdown halts. It resumes when all gate inputs are 1 again.

The reaction to triggers occurring during a countdown sequence is determined by the state of the Retrigger Enable Bit (REB) in the Mode Specification register. If REB is 0, retriggers are ignored and the countdown continues normally. If REB is 1, each trigger causes the down-counter to be reloaded and the countdown sequence starts over again. If the output is programmed in the Square-Wave mode, retrigger causes the sequence to start over from the initial load of the time constant.

The rate at which the down-counter counts is determined by the mode of the counter/timer. In the Timer mode (the External Count Enable [ECE] bit is 0), the down-counter is clocked internally by a signal that is half the frequency of the PCLK input to the chip. In the Counter mode (ECE is 1), the down-counter is decremented on the rising edge of the counter/timer's counter input.

Each time the counter reaches terminal count, its Interrupt Pending (IP) bit is set to 1, and if interrupts are enabled (IE=1), an interrupt is generated. If a terminal count occurs while IP is already set, an internal error flag is set. As soon as IP is cleared, it is forced to 1 along with the Interrupt Error (ERR) flag. Errors that occur after the internal flag is set are ignored.

The state of the down-counter can be determined in two ways: by reading the contents of the down-counter via the Current Count register or by testing the Count In Progress (CIP) status bit in the Command and Status register. The CIP status bit is set when the down-counter is loaded; it is reset when the down-counter reaches 0. The Current Count register is a 16-bit register, accessible as two 8-bit registers, which mirrors the contents of the down-counter. This register can be read anytime. However, reading the register is asynchronous to the counter's counting, and the value returned is valid only if the counter is stopped. The down-counter can be reliably read "on the fly" by the first writing of a 1 to the Read Counter Control (RCC) bit in the counter/timer's Command and Status register. This freezes the value in the Current Count register until a read of the least significant byte is performed.

Interrupt Logic Operation. The CIO has five potential sources of interrupts: the three counter/timers and Ports A and B. The priorities of these sources are fixed in the following order: Counter/Timer 3, Port A, Counter/Timer 2, Port B, and Counter/Timer 1. Since the counter/timers all have equal capabilities and Ports A and B have equal capabilities, there is no adverse impact from the relative priorities.

The CIO interrupt priority, relative to other components within the system, is determined by an interrupt daisy chain. Two pins, Interrupt Enable In (IEI) and Interrupt Enable Out (IEO), provide the input and output necessary to implement the daisy chain. When IEI is pulled Low by a higher priority device, the CIO cannot request an interrupt of the CPU. The following discussion assumes that the IEI line is High.

Each source of interrupt in the CIO contains three bits for the control and status of the interrupt logic: an Interrupt Pending (IP) status bit, an Interrupt Under Service (IUS)

# Functional Description (Continued)

status bit, and an Interrupt Enable (IE) control bit. IP is set when an event requiring CPU intervention occurs. The setting of IP results in forcing the Interrupt ( $\overline{INT}$ ) output Low, if the associated IE is 1.

The IUS status bit is set as a result of the Interrupt Acknowledge cycle by the CPU and is set only if its IP is of highest priority at the time the Interrupt Acknowledge commences. It can also be set directly by the CPU. Its primary function is to control the interrupt daisy chain. When set, it disables lower priority sources in the daisy chain, so that lower priority interrupt sources do not request servicing while higher priority devices are being serviced.

The IE bit provides the CPU with a means of masking off individual sources of interrupts. When IE is set to 1, interrupt is generated normally. When IE is set to 0, the IP bit is set when an event occurs that would normally require service; however, the  $\overline{\text{INT}}$  output is not forced Low.

The Master Interrupt Enable (MIE) bit allows all scurces of interrupts within the CIO to be disabled without having to individually set each IE to 0. If MIE is set to 0, all IPs are masked off and no interrupt can be requested or acknowledged. The Disable Lower Chain (DLC') bit is included to allow the CPU to modify the system daisy chain. When the DLC bit is set to 1, the CIO's IEO is forced Low, independent of the state of the CIO or its IEI

input, and all lower priority devices' interrupts are disabled.

As part of the Interrupt Acknowledge cycle. the CIO is capable of responding with an 8-bit interrupt vector that specifies the source of the interrupt. The CIO contains three vector registers: one for Port A, one for Port B, and one shared by the three counter/timers. The vector output is inhibited by setting the No Vector (NV) control bit to 1. The vector output can be modified to include status information to pinpoint more precisely the cause of interrupt. Whether the vector includes status or not is controlled by a Vector Includes Status (VIS) control bit. Each base vector has its own VIS bit and is controlled independently. When MIE = 1, reading the base vector register always includes status, independent of the state of the VIS bit. In this way, all the information obtained by the vector, including status, can be obtained with one additional instruction when VIS is set to 0. When MIE = 0, reading the vector register returns the unmodified base vector so that it can be verified. Another register, the Current Vector register, allows use of the CIO in a polled environment. When read, the data returned is the same as the interrupt vector that would be output in an acknowledge, based on the highest priority IP set. If no unmasked IPs are set, the value  $FF_H$  is returned. The Current Vector register is read-only.

### Programming


The data registers within the CIO are directly accessed by address lines  $A_0$  and  $A_1$  (Table 3). All other internal registers are accessed by the following two-step sequence, with the address lines specifying a control operation. First, write the address of the target register to an internal 6-bit Pointer Register; then read from or write to the target register. The Data registers can also be accessed by this method.

An internal state machine determines if accesses with  $A_0$  and  $A_1$  equalling 1 are to the Pointer Register or to an internal control register (Figure 11). Following any control read operation, the state machine is in State 0 (the next control access is to the Pointer Register). This can be used to force the state machine into a known state. Control reads in State 0 return the contents of the last register

A <sub>1</sub>	A <sub>0</sub>	Register	
0	0	Port C's Data Register	
0	1	Port B's Data Register	
1	0	Port A's Data Register	
1	1	Control Registers	

pointed to. Therefore, a register can be read continuously without writing to the Pointer. While the CIO is in State 1 (next control access is to the register pointed to), many internal operations are suspended—no IPs are set and internal status is frozen. Therefore, to minimize interrupt latency and to allow continuous status updates, the CIO should not be left in State 1.

The CIO is reset by forcing  $\overline{RD}$  and  $\overline{WR}$  Low simultaneously (normally an illegal condition) or by writing a 1 to the Reset bit. Reset disables all functions except a read from or write to the Reset bit; writes to all other bits are ignored, and all reads return  $01_H$ . In this state, all control bits are forced to 0 and may be programmed only after clearing the Reset bit (by writing a 0 to it).



NOTE: State changes occur only when  $A_0 = A_1 = 1$ . No other accesses have effect.

Table 3. Register Selection

Figure 11. State Machine Operation





Figure 12. Master Control Registers



### Port Command and Status Registers Addresses: 001000 Port A

001001 Port B

(Read/Partial Write) D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> INTERRUPT ON ERROR (IOE) INTERRUPT UNDER SERVICE (IUS) INTERRUPT ENABLE (IE) PATTERN MATCH FLAG (PMF) (READ ONLY) INTERRUPT PENDING (IP) INPUT REGISTER FULL (IRF) (READ ONLY) IUS, IE, AND IP ARE WRITTEN USING THE FOLLOWING CODE: OUTPUT REGISTER EMPTY (ORE) (READ ONLY) NULL CODE 0 0 1 CLEAR IP & IUS SET IUS CLEAR IUS SET IP CLEAR IP

Figure 13. Port Specifications Registers

CLEAR IE

INTERRUPT ERROR (ERR) (READ ONLY)




Figure 16. Pattern Definition Registers





Figure 17. Counter/Timer Registers

Registers

(Continued)



Current Vector Register Address: 011111 (Read only)

 $\begin{bmatrix} D_7 & D_4 & D_5 & D_4 & D_3 & D_2 & D_1 & D_6 \end{bmatrix}$ 

- INTERRUPT VECTOR BASED ON HIGHEST PRIORITY UNMASKED IP. IF NO INTERRUPT PENDING ALL 1'S OUTPUT.

Figure 18. Interrupt Vector Registers

Register Address	Address	Main Control Registers Register Name	Address	Port A Specification Registers Register Name
Summary	000000	Master Interrupt Control	100000	Port A's Mode Specification
	000001	Master Configuration Control	100001	Port A's Handshake Specification
	000010	Port A's Interrupt Vector	100010	Port A's Data Path Polarity
	000011	Port B's Interrupt Vector	100011	Port A's Data Direction
	000100	Counter/Timer's Interrupt Vector	100100	Port A's Special I/O Control
	000101	Port C's Data Path Polarity	100101	Port A's Pattern Polarity
	000110	Port C's Data Direction	100110	Port A's Pattern Transition
	000111	Port C's Special I/O Control	100111	Port A's Pattern Mask
		Most Often Accessed Registers		Port B Specification Registers
	Address	Register Name	Address	Register Name
	001000	Port A's Command and Status	101000	Port B's Mode Specification
	001001	Port B's Command and Status	101001	Port B's Handshake Specification
	001010	Counter/Timer 1's Command and Status	101010	Port B's Data Path Polarity
	001011	Counter/Timer 2's Command and Status	101011	Port B's Data Direction
	001100	Counter/Timer 3's Command and Status	101100	Port B's Special I/O Control
	001101	Port A's Data (can be accessed directly)	101101	Port B's Pattern Polarity
	001110	Port B's Data (can be accessed directly)	101110	Port B's Pattern Transition
	001111	Port C's Data (can be accessed directly)	101111	Port B's Pattern Mask
	Address	Counter/Timer Related Registers Register Name		
	010000	Counter/Timer 1's Current Count-MSBs		
	010001	Counter/Timer 1's Current Count-LSBs		
	010010	Counter/Timer 2's Current Count-MSBs		
	010011	Counter/Timer 2's Current Count-LSBs		
	010100	Counter/Timer 3's Current Count-MSBs		
	010101	Counter/Timer 3's Current Count-LSBs		
	010110	Counter/Timer 1's Time Constant-MSBs		
	010111	Counter/Timer 1's Time Constant-LSBs		
	011000	Counter/Timer 2's Time Constant-MSBs		
	011001	Counter/Timer 2's Time Constant-LSBs		
	011010	Counter/Timer 3's Time Constant-MSBs		
	011011	Counter/Timer 3's Time Constant-LSBs		
	011100	Counter/Timer 1's Mode Specification		
	011101	Counter/Timer 2's Mode Specification		
	011110	Counter/Timer 3's Mode Specification		
	011111	Current Vector		

### Timing

**Read Cycle.** At the beginning of a read cycle, the CPU places an address on the address bus. Bits  $A_0$  and  $A_1$  specify a CIO register; the remaining address bits and status information are combined and decoded to generate a Chip Enable ( $\overline{\text{CE}}$ ) signal that selects the CIO. When Read ( $\overline{\text{RD}}$ ) goes Low, data from the specified register is gated onto the data bus.

Write Cycle. At the beginning of a write cycle, the CPU places an address on the data bus. Bits  $A_0$  and  $A_1$  specify a CIO register; the remaining address bits and status information are combined and decoded to generate a Chip Enable ( $\overline{\text{CE}}$ ) signal that selects the CIO. When  $\overline{\text{WR}}$  goes Low, data placed on the bus by the CPU is strobed into the specified CIO register.




Figure 19. Read Cycle Timing

Figure 20. Write Cycle Timing

WRITE DATA

Interrupt Acknowledge. The CIO pulls its Interrupt Request (INT) line Low, requesting interrupt service from the CPU, if an Interrupt Pending (IP) bit is set and interrupts are enabled. The CPU responds with an Interrupt Acknowledge cycle. When Interrupt Acknowledge (INTACK) goes true and the IP is set, the

CIO forces Interrupt Enable Out (IEO) Low, disabling all lower priority devices in the interrupt daisy chain. If the CIO is the highest priority device requesting service (IEI is High), it places its interrupt vector on the data bus and sets the Interrupt Under Service (IUS) bit when Read  $(\overline{RD})$  goes Low.






Figure 21. Interrupt Acknowledge Timing







Absolute	
Maximum	
Ratings	

Voltages on all pins with respect to GND.....-0.3V to +7.0V

Operating Ambient

Temperature . . . . . See Ordering Information Storage Temperature . . . . . - 65 °C to +150 °C Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The Ordering Information section lists temper-

ature ranges and product numbers. Package

tional documentation.

of 50 pf max.

drawings are in the Package Information section

in this book. Refer to the Literature List for addi-

All ac parameters assume a load capacitance

### Standard Test Conditions

The DC characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $\blacksquare$  +4.75 V  $\leq$  V<sub>CC</sub>  $\leq$  +5.25 V
- GND = 0 V
- $\blacksquare$   $T_A$  as specified in Ordering Information






Figure 22. Standard Test Load

Figure 23. Open-Drain Test Load

C narac-	Symbol	Parameter	Min	Max	Unit	Condition
ristics	V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	v	
	$v_{iL}$	Input Low Voltage	-0.3	0.8	v	
	$v_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -250 \mu\text{A}$
	$v_{\scriptscriptstyle OL}$	Output Low Voltage		0.4	v	$I_{OI} = +2.0 \text{ mA}$
				0.5	v	$I_{OI} = +3.2 \text{ mA}$
	$I_{IL}$	Input Leakage		±10.0	μĀ	$0.4 \le V_{IN} \le +2.4 \text{ V}$
	$I_{OL}$	Output Leakage		± 10.0	μΑ	$0.4 \le V_{OUT} \le +2.4 \text{ V}$
	I <sub>cc</sub>	V <sub>CC</sub> Supply Current		200	mA	001

 $V_{CC}$  = 5 V  $\pm$  5% unless otherwise specified, over specified temperature range.

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	C <sub>IN</sub>	Input Capacitance	3.	10	pf	
	COUT	Output Capacitance		15	pf	
	$c_{\nu o}$	Bidirectional Capacitance		20	pf	

f = 1 MHz, over specified temperature range.
 Unmeasured pins returned to ground.

			4	MHz	61	MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*
l	TcPC	PCLK Cycle time	250	4000	165	4000	
2	TwPCh	PCLK Width (High)	105	2000	70	2000	
3	TwPCl	PCLK Width (Low)	105	2000	70	2000	
4	TrPC	PCLK Rise Time		20		10	
5 —	- TIPC	— PCLK Fall Time —		20		15	
6	TsIA(PC)	INTACK to PCLK 1 Setup Time	100		100		
7	ThIA(PC)	INTACK to PCLK 1 Hold Time	0		0		
8	TsIA(RD)	INTACK to RD ↓ Setup Time	200		200		
9	ThIA(RD)	INTACK to RD † Hold Time	0		0		
10 -	TsIA(WR) ——	— INTACK to WR ↓ Setup Time —————	200 -		200		
11	ThIA(WR)	INTACK to WR 1 Hold Time	0		0		
12	TsA(RD)	Address to RD ↓ Setup Time	80		80		
13	ThA(RD)	Address to $\overline{\text{RD}}$ 1 Hold Time	0		0		
14	TsA(WR)	Address to WR ↓ Setup Time	80		80		
15 —	- ThA(WR)	- Address to WR   Hold Time	0 -		0		
16	TsCEl(RD)	CE Low to RD ↓ Setup Time	0		0		1
17	TsCEh(RD)	CE High to RD ↓ Setup Time	100		70		1.
18	ThCE(RD)	CE to RD 1 Hold Time	0		0		1
19	TsCEl(WR)	CE Low to WR ↓ Setup Time	0		0		-
20 —	- TsCEh(WR)	— CE High to WR ↓ Setup Time ————	100 -		<del></del>		
21	ThCE(WR)	CE to WR † Hold Time	0		0		
22	TwRD!	RD Low Width	390		250		1
23	TdRD(DRA)	RD I to Read Data Active Delay	0		0		-
24	TdRDf(DR)	RD ↓ to Read Data Valid Delay		255	-	180	
25 —	- TdRDr(DR)	- RD 1 to Read Data Not Valid Delay -	<del></del> 0 -		0 _		
26	TdRD(DRz)	RD 1 to Read Data Float Delay		70	_	45	2
27	TwWRl	WR Low Width	390		250		_
28	TsDW(WR)	Write Data to WR   Setup Time	0		0		
29	ThDW(WR)	Write Data to WR † Hold Time	0		0		
30	Trc	Valid Access Recovery Time	1000*		650		3
31	TdPM(INT)	Pattern Match to INT Delay (Bit Port)		2+800		2 + 800	6
32	TdACK(INT)	ACKIN to INT Delay (Port with Handshake)		10+600		10 + 600	4,6
33	TdCI(INT)	Counter Input to INT Delay (Counter Mode)		2+700		2 + 700	6
34	TdPC(INT)	PCLK to INT Delay (Timer Mode)		3 + 700		3 + 700	6
35	TsIA(RDA)	INTACK to RD I (Acknowledge) Setup Time	350		250		5
36	TwRDA	RD (Acknowledge) Width	350		250		
37	TdRDA(DR)	RD   (Acknowledge) to Read Data Valid Delay		250		180	
38	TdIA(IEO)	NTACK to IEO   Delay		350		250	5
39—	-TdIEI(IEO)	— IEI to IEO Delay————————————————————————————————————		<del></del> 150		100	<del></del> 5 <del></del>
40	TsIEI(RDA)	lEI to RD I (Acknowledge) Setup Time	100		70		5
41	ThIEI(RDA)	IEI to RD † (Acknowledge) Hold Time	100		70		
42	TdRDA(INT)	RD   (Acknowledge) to INT   Delay		<b>6</b> 00		600	

### NOTES:

n

- Parameter does not apply to Interrupt Acknowledge trans-

- 1. Parameter does not apply to interrupt Acknowledge transactions.
  2. Float delay is measured to the time when the output has changed 0.5 V with minimum at load and maximum dc load.
  3. True is the specified number or 3 TcPC, whichever is longer.
  4. The delay is from DAV 1 for 3 Wire Input Handshake. The delay is from DAC 1 for 3 Wire Output Handshake.
  5. The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from INTACK 1.

to RD I must be greater than the sum of TdlA(IEO) for the highest priority peripheral, TslEI(RDA) for the lowest priority peripheral, and TdlEI(IEO) for each peripheral separating them in the chain.

6. Units are equal to TcPC plus ns.

\*\*Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "1" and 0.6 V for a logic "0".

1 Units in nanoseconds (ns), except as noted.

No.	Symbol	Parameter	-	MHz	6 1	MHz	
		rurdmeter	Min	Max	Min	Max	Notes*†
l	TsDI(ACK)	Data Input to ACKIN   Setup Time	0		0		
2	ThDI(ACK)	Data Input to ACKIN   Hold Time— Strobed Handshake	500		330		
3	TdACKf(RFD)	ACKIN I to RFD I Delay	0		0		
4	TwACK1	ACKIN Low Width—Strobed Handshake	250		165		
5 ~	- TwACKh	– ACKIN High Width—Strobed Handshake ————	- 250 —	-	<del></del> 165		
6	TdRFDr(ACK)	RFD 1 to ACKIN 1 Delay	0		0		-
7	TsDO(DAV)	Data Out to DAV   Setup Time	25		20		1
8	TdDAVf(ACK)	DAV   to ACKIN   Delay	0		0		1
9	ThDO(ACK)	Data Out to ACKIN   Hold Time	2		2		2
10 -	– TdACK(DAV) –	- ĀCKĪN ↓ to DĀV ↑ Delay -	2 <del></del>		2		2
11	THDI(RFD)	Data Input to RFD   Hold Time—Interlocked Handshake	-		2		
12	TdRFDf(ACK)	RFD   to ACKIN   Delay Interlocked Handshake	0		0		
13	TdACKr(RFD)	ACKIN † (DAV †) to RFD † Delay—Interlocked and 3-Wire Handwshake	0		0		
4	TdDAVr(ACK)	DAV t to ACKIN t (RFD t)—Interlocked and 3-Wire Handshake	0		0		
5 -	- TdACK(DAV)—	- ACKIN 1 (RFD 1) to DAV 1 Delay—Interlocked and -					
6		3-Wire Handshake	0		0		
7	TdDAVIf(DAC)	input of the Handshake	0		0		
<i>1</i> 8	ThDI(DAC)	Data Input to DAC † Hold Time—3-Wire Handshake	0		0		
9	Tabacor(DAV)	DAC † to DAV † Delay—Input 3-Wire Handshake	0		0		
	IdDAVIr(DAC)	DAV 1 to DAC 1 Delay—Input 3-Wire Handshake	0		0		
· —	- IdDAVO(DAC)	DAV 1 to DAC 1 Delay—Output 3-Wire Handshake -	- 0 <del></del>		<del></del> 0		
1	ThDO(DAC)	Data Output to DAC 1 Hold Time—3-Wire Handshake	2		2		2
2	TdDACIr(DAV)	DAC 1 to DAV 1 Delay—Output 3-Wire Handshake	2		2		2
3	TdDAVOr(DAC)	DAV 1 to DAC   Delay—Output 3-Wire Handshake	0		0		2


NOTES:

1. This time can be extended through the use of deskew timers.

2. Units equal to TcPC.

Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".
 Units in nanoseconds (ns), except as noted.






No.	Symbol	Parameter	4: Min	MHz Max	6 Min	MHz Max	Notes*†
1	TeCI	Counter Input Cycle Time	500		330		
2	TCIh	Counter Input High Width	230		150		
3	TWCII	Counter Input Low Width	230		150		
4	TfCI	Counter Input Fall Time	200	20	130	15	
5	– TrCI ———	— Counter Input Rise Time —		20 20		— 15 —— 15 ——	
6	TsTI(PC)	Trigger Input to PCLK   Setup Time (Timer Mode)	150	20	120	15	
7	TsTI(CI)	Trigger Input to Counter Input I Setup Time (Counter Mode)	150		100		1
8	TwTI	Trigger Input Pulse Width (High or Low)	200		1.20		1
9	TsGI(PC)	Gate Input to PCLK ↓ Setup Time (Timer Mode)	100		130 100		1
10 -	- TsGI(CI)	Gate Input to Counter Input 1 Setup Time (Counter Mode)	_ 100 <u></u>		80		
11	ThGI(PC)	Gate Input to PCLK   Hold Time (Timer Mode)	100		70		1
12	ThGI(CI)	Gate Input to Counter Input # Hold Time (Counter Mode)	100		70 70		1
13	TdPC(CO)	PCLK to Counter Output Delay (Timer Mode)		<b>4</b> 75		000	1
14	TdCI(CO)	Counter Input to Counter Output Delay (Counter Mode)		475 475		320 420	

NOTES:

1. These parameters must be met to guarantee trigger or gate are valid for the next counter/timer cycle.

Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".
 † Units in nanoseconds (ns).





No.	Symbol	Parameter	4 MHz Min Max	6 MHz Min Max	Notes*†
1	TdRD(REQ)	RD   to REQ   Delay	500	350	
2	TdRD(WAIT)	RD   to WAIT   Delay	500	350	
3	TdWR(REQ)	WR I to REQ I Delay	500	400	
4	TdWR(WAIT)	WR   to WAIT   Delay	500	400	
5—	-TdPC(REQ)	PCLK   to REQ   Delay	300-	300	
6	TdPC(WAIT)	PCLK I to WAIT ! Delay	300	300	
7	TdACK(REC)	ACKIN I to REQ 1 Delay	8+1000	8 + 900	1,2
8	TdACK(WA::T)	ACKIN I to WAIT   Delay	10 + 500	10 + 500	1,2

- NOTES:


  1. The delay is fronm DAV 1 for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Output Handshake.

  2. Units equal to TcPC + ns.

- \* Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0".

  † Units in nanoseconds (ns), except as noted.


### Reset Timing



			4 MHz		6 MHz			
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†	
1	TdRD(WR)	Delay from $\overline{RD}$ 1 to $\overline{WR}$ 1 for No Reset	50		50			
2	TdWR(RD)	Delay from WR ↑ to RD ↓ for No Reset	50		50			
3	Twres	Minimum Width of RD and WR both Low for Reset	250		250			

<sup>\*</sup> Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "l" and 0.8 V for a logic "0".

<sup>†</sup> Units in nanoseconds (ns).




No.	Symbol	Parameter	4 MHz		6 MHz		
			Min	Max	Min	Max	Notes*†
1	TrI	Any Input Rise Time		100		100	
2	TfI	Any Input Fall Time		100		100	
3	Twl's	1's Catcher High Width	250		170		1
4	TwPM	Pattern Match Input Valid (Bit Port)	750	•	500		
5	TsPMD	Data Latched on Pattern Match Setup Time (Bit Port)	0		0		
6	ThPMD	Data Latched on Pattern Match Hold Time (Bit Port)	1000		650		

NOTES:


i. If the input is programmed inverting, a Low-going pulse of the same width will be detected.

Timings are preliminary and subject to change. All timing references assume 2.0 V for a logic "1" and 0.8 V for a logig "0".
 Units in nanoseconds (ns).

### PACKAGE INFORMATION



44-Pin Leadless Chip Carrier (LCC), Ceramic, Jedec Type C



View Toward PC Board

**Bottom View** 

44-Pin Plastic Chip Carrier (PCC)

### **ORDERING INFORMATION**

Z8536 CIO, 4.0 MHz

40-pin DIP Z0853604CMB

44-pin LCC Z0853604LMB

Z8536 CIO, 6.0 MHz

40-pin DIP Z0853606PSC Z0853606DSE

Z0853606DEA Z0853606CME Z0853606CMB 44-pin LCC

Z0853606LMB

Z0853606LME

44-pin PCC Z0853606VSC

### Codes

### **PACKAGE**

Preferred

D = Cerdip

P = Plastic

V = Plastic Chip Carrier

### Longer Lead Time

C = Ceramic

F = Plastic Quad Flat Pack

G = Ceramic PGA (Pin Grid Array)

L = Ceramic LCC

Q = Ceramic Quad-in-Line

R = Protopack

T = Low Profile Protopack

### **TEMPERATURE**

Preferred

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

Longer Lead Time

 $E = -40^{\circ}C \text{ to } +100^{\circ}C$ 

 $M = -55^{\circ}C \text{ to } +125^{\circ}C$ 

### **ENVIRONMENTAL**

Preferred

C = Plastic Standard

E = Hermetic Standard

F = Protopack Standard

### Longer Lead Time

A = Hermetic Stressed


B = 833 Class B Military

D = Plastic Stressed

J = JAN 38510 Military

### Example:

Z0853606PSC is an 8536, 6 MHz, Plastic, 0° C to +70° C, Plastic Standard Flow.



# ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

### **CALIFORNIA** Agoura ......818-707-2160 Tustin .......714-838-7800 COLORADO Largo ...... 813-585-2533 **ILLINOIS** Schaumburg ...... 312-517-8080 **NEW HAMPSHIRE** Nashua......603-888-8590 **MINNESOTA** Edina ...... 612-831-7611 **NEW JERSEY** Hasbrouck Hts. ...... 201-288-3737 OHIO Seven Hills ...... 216-447-1480 **PENNSYLVANIA** Ambler ......215-653-0230 **TEXAS** Dallas ......214-987-9987 **VIRGINIA**

### **INTERNATIONAL SALES OFFICES**

CANADA	
Toronto	416-673-0634
GERMANY	
Munich	49-89-672-045
JAPAN	
Tokyo	81-3-587-0528
HONG KONG	
Kowloon	852-3-723-8979
TAIWAN	
Taipei	1-886-2-741-3125
ZILOG ASIA LTD.	
Singapore	1-65-235-7155
UNITED KINGDOM	
Maidenhead	44-628-39200

© 1988 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation will specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6609 Telephone (408) 370-8000 TWX 910-338-7621

00-2021-03