DP83848I PHYTER<sup>®</sup> — Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver



National Semiconductor

# DP83848I PHYTER<sup>®</sup> - Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

#### **General Description**

The DP83848I is a robust fully featured 10/100 single port Physical Layer device offering low power consumption, including several intelligent power down states. These low power modes increase overall product reliability due to decreased power dissipation. Supporting multiple intelligent power modes allows the application to use the absolute minimum amount of power needed for operation. In addition to low power, the DP83848I is optimized for cable length performance far exceeding IEEE specifications.

The DP83848I includes a 25MHz clock out. This means that the application can be designed with a minimum of external parts, which in turn results in the lowest possible total cost of the solution.

The DP83848I easily interfaces to twisted pair media via an external transformer and fully supports JTAG IEEE specification 1149.1 for ease of manufacturing. Additionally both MII and RMII are supported ensuring ease and flexibility of design.

The DP83848I features integrated sublayers to support both 10BASE-T and 100BASE-TX Ethernet protocols, which ensures compatibility and interoperability with all other standards based Ethernet solutions.


The DP83848I is offered in a small form factor (48 pin LQFP) so that a minimum of board space is needed.

### Applications


- High End Peripheral Devices
- Industrial Controls and Factory Automation
- General Embedded Applications

#### Features

- Low-power 3.3V, 0.18μm CMOS technology
- Low power consumption < 270mW Typical
- 3.3V MAC Interface
- Auto-MDIX for 10/100 Mb/s
- Energy Detection Mode
- 25 MHz clock out
- SNI Interface (configurable)
- RMII Rev. 1.2 Interface (configurable)
- MII Serial Management Interface (MDC and MDIO)
- IEEE 802.3u MII
- IEEE 802.3u Auto-Negotiation and Parallel Detection
  - IEEE 802.3u ENDEC, 10BASE-T transceivers and filters
- IEEE 802.3u PCS. 100BASE-TX transceivers and filters
- **IEEE 1149.1 JTAG**
- Integrated ANSI X3.263 compliant TP-PMD physical sublayer with adaptive equalization and Baseline Wander compensation
- Error-free Operation up to 150 meters
- Programmable LED support Link, 10 /100 Mb/s Mode, Activity, and Collision Detect
- Single register access for complete PHY status
- 10/100 Mb/s packet BIST (Built in Self Test)
- 48-pin LQFP package (7mm) x (7mm)







www.national.com

1.0 Pin Descriptions	9
1.1 Serial Management Interface	
1.2 MAC Data Interface	
1.3 Clock Interface	
1.4 LED Interface	
1.5 JTAG Interface	
1.6 Reset and Power Down	
1.7 Strap Options	
1.8 10 Mb/s and 100 Mb/s PMD Interface	11
1.9 Special Connections	
1.10 Power Supply Pins	
1.11 Package Pin Assignments	
2.0 Configuration	
2.1 Auto-Negotiation	16
2.1.1 Auto-Negotiation Pin Control	16
2.1.2 Auto-Negotiation Register Control	
2.1.3 Auto-Negotiation Parallel Detection	
2.1.4 Auto-Negotiation Restart	
2.1.5 Enabling Auto-Negotiation via Software	
2.1.6 Auto-Negotiation Complete Time	
2.2 Auto-MDIX	17
2.3 PHY Address	18
2.3.1 MII Isolate Mode	18
2.4 LED Interface	
2.4.1 LEDs	
2.4.2 LED Direct Control	
2.5 Half Duplex vs. Full Duplex	
2.6 Internal Loopback	
2.7 BIST	
	20
2.0 Eurotional Description	24
3.0 Functional Description	
3.1 MII Interface	21
3.1 MII Interface	21 21
3.1 MII Interface         3.1.1 Nibble-wide MII Data Interface         3.1.2 Collision Detect	21 21 21
3.1 MII Interface         3.1.1 Nibble-wide MII Data Interface         3.1.2 Collision Detect         3.1.3 Carrier Sense	21 21 21 21
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> </ul>	21 21 21 21 21 21
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> </ul>	21 21 21 21 21 21 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> </ul>	21 21 21 21 21 21 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> </ul>	21 21 21 21 21 22 22 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> </ul>	21 21 21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul>	21 21 21 21 21 22 22 22 22 22 23
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> </ul>	21 21 21 21 21 22 22 22 22 22 23
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul>	21 21 21 21 21 21 22 22 22 22 23
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul>	21 21 21 21 21 22 22 22 22 23 24
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Preamble Suppression</li> </ul> <b>4.0 Architecture</b> <ul> <li>4.1 100BASE-TX TRANSMITTER</li> </ul>	21 21 21 21 21 22 22 22 22 23 24 24 25
<ul> <li>3.1 MII Interface <ul> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Preamble Suppression</li> </ul> </li> <li>4.0 Architecture.</li> <li>4.1 100BASE-TX TRANSMITTER <ul> <li>4.1 Scrambler</li> </ul> </li> </ul>	21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul> <b>4.0 Architecture</b> <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> </ul>	21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Preamble Suppression</li> </ul> 4.0 Architecture. <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> <li>4.2 100BASE-TX RECEIVER</li> </ul>	21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface <ul> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> </ul> </li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Preamble Suppression</li> </ul> <li>4.0 Architecture.</li> <li>4.1 100BASE-TX TRANSMITTER <ul> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> </ul> </li> <li>4.2 100BASE-TX RECEIVER <ul> <li>4.2.1 Analog Front End</li> </ul> </li>	21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul> 4.0 Architecture. <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> <li>4.2 100BASE-TX RECEIVER</li> <li>4.2.1 Analog Front End</li> <li>4.2.2 Digital Signal Processor</li> </ul>	21 21 21 21 22 22 22 22
<ul> <li>3.1 MII Interface</li></ul>	21 21 21 21 21 22 22 22 22 22 23 24 24 25 26 26 26 28
<ul> <li>3.1 MII Interface <ul> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> </ul> </li> <li>3.2 Reduced MII Interface <ul> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Access Protocol</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul> </li> <li>4.0 Architecture. <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> </ul> </li> <li>4.2 100BASE-TX RECEIVER</li> <li>4.2.1 Analog Front End</li> <li>4.2.2 Digital Signal Processor</li> <li>4.2.2.1 Digital Adaptive Equalization and Gain Control</li> <li>4.2.2.2 Base Line Wander Compensation</li> </ul>	21 21 21 21 21 22 22 22 22 22 23 24 24 25 26 26 26 28 29
<ul> <li>3.1 MII Interface</li></ul>	21 21 21 21 22 22 22 22 22 22 23 24 24 25 26 26 26 26 28 29 29 29
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Preamble Suppression</li> <li>4.0 Architecture</li> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> <li>4.2 100BASE-TX RECEIVER</li> <li>4.2.1 Analog Front End</li> <li>4.2.2 Digital Signal Processor</li> <li>4.2.1 Digital Adaptive Equalization and Gain Control</li> <li>4.2.3 Signal Detect</li> </ul>	21 21 21 21 22 22 22 22 22 23 24 24 24 25 26 26 26 26 26 28 29 26 29 29 29 29
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Register Access</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul> 4.0 Architecture <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> <li>4.2 100BASE-TX RECEIVER</li> <li>4.2.1 Analog Front End</li> <li>4.2.2 Digital Signal Processor</li> <li>4.2.2 A Base Line Wander Compensation</li> <li>4.2.3 Signal Detect</li> <li>4.2.4 MLT-3 to NRZI Decoder</li> </ul>	21 21 21 21 22 22 22 22 22 22 23 24 24 24 26 26 26 26 26 28 29 29 29 29 29 29 29 29
<ul> <li>3.1 MII Interface</li> <li>3.1.1 Nibble-wide MII Data Interface</li> <li>3.1.2 Collision Detect</li> <li>3.1.3 Carrier Sense</li> <li>3.2 Reduced MII Interface</li> <li>3.3 10 Mb Serial Network Interface (SNI)</li> <li>3.4 802.3u MII Serial Management Interface</li> <li>3.4.1 Serial Management Register Access</li> <li>3.4.2 Serial Management Register Access</li> <li>3.4.3 Serial Management Preamble Suppression</li> </ul> 4.0 Architecture. <ul> <li>4.1 100BASE-TX TRANSMITTER</li> <li>4.1.1 Scrambler</li> <li>4.1.2 NRZ to NRZI Encoder</li> <li>4.1.3 Binary to MLT-3 Convertor</li> <li>4.2 100BASE-TX RECEIVER</li> <li>4.2.1 Analog Front End</li> <li>4.2.2 Digital Signal Processor</li> <li>4.2.2.1 Base Line Wander Compensation</li> <li>4.2.3 Signal Detect</li> <li>4.2.4 MLT-3 to NRZI Decoder</li> <li>4.2.5 NRZI to NRZ</li> </ul>	21 21 21 22 22 22 22 22 22 22 23 24 24 24 24 26 26 26 26 26 26 28 29 21 21 21 21 21 22 22 22 22 22 22 23 24 26 29
3.1 MII Interface         3.1.1 Nibble-wide MII Data Interface         3.1.2 Collision Detect         3.1.3 Carrier Sense         3.2 Reduced MII Interface         3.3 10 Mb Serial Network Interface (SNI)         3.4 802.3u MII Serial Management Interface         3.4.1 Serial Management Register Access         3.4.2 Serial Management Register Access         3.4.3 Serial Management Preamble Suppression <b>4.0 Architecture</b> 4.1 100BASE-TX TRANSMITTER         4.1.1 Scrambler         4.1.2 NRZ to NRZI Encoder         4.1.3 Binary to MLT-3 Convertor         4.2 100BASE-TX RECEIVER         4.2.1 Analog Front End         4.2.2 Digital Signal Processor         4.2.2.1 Digital Adaptive Equalization and Gain Control         4.2.2.2 Base Line Wander Compensation         4.2.3 Signal Detect         4.2.4 MLT-3 to NRZI Decoder         4.2.5 NRZI to NRZ         4.2.6 Serial to Parallel         4.2.7 Descrambler	21 21 21 21 22 22 22 22 22 22 22 23 24 24 24 25 26 26 26 26 26 28 29 20 26 29 30
3.1 MII Interface         3.1.1 Nibble-wide MII Data Interface         3.1.2 Collision Detect         3.1.3 Carrier Sense         3.2 Reduced MII Interface         3.3 10 Mb Serial Network Interface (SNI)         3.4 802.3u MII Serial Management Interface         3.4.1 Serial Management Register Access         3.4.2 Serial Management Register Access         3.4.3 Serial Management Preamble Suppression <b>4.0 Architecture</b> 4.1 100BASE-TX TRANSMITTER         4.1.1 Scrambler         4.1.2 NRZ to NRZI Encoder         4.1.3 Binary to MLT-3 Convertor         4.2 100BASE-TX RECEIVER         4.2.1 Analog Front End         4.2.2 Digital Adaptive Equalization and Gain Control         4.2.2 Signal Detect         4.2.4 MLT-3 to NRZI Decoder         4.2.5 NRZI to NRZ         4.2.6 Serial to Parallel         4.2.7 Descrambler         4.2.8 Code-group Alignment	21 21 21 21 22 26 26 26 26 29 29 29 29 29 30 30 30
3.1 MII Interface         3.1.1 Nibble-wide MII Data Interface         3.1.2 Collision Detect         3.1.3 Carrier Sense         3.2 Reduced MII Interface         3.3 10 Mb Serial Network Interface (SNI)         3.4 802.3u MII Serial Management Interface         3.4.1 Serial Management Register Access         3.4.2 Serial Management Register Access         3.4.3 Serial Management Preamble Suppression <b>4.0 Architecture</b> 4.1 100BASE-TX TRANSMITTER         4.1.1 Scrambler         4.1.2 NRZ to NRZI Encoder         4.1.3 Binary to MLT-3 Convertor         4.2 100BASE-TX RECEIVER         4.2.1 Analog Front End         4.2.2 Digital Signal Processor         4.2.2.1 Digital Adaptive Equalization and Gain Control         4.2.2.2 Base Line Wander Compensation         4.2.3 Signal Detect         4.2.4 MLT-3 to NRZI Decoder         4.2.5 NRZI to NRZ         4.2.6 Serial to Parallel         4.2.7 Descrambler	21 21 21 21 22 26 26 26 26 29 29 29 29 30 30 30 30

8
4
Ô
က
ω
Δ
0

	4.3 10BASE-T TRANSCEIVER MODULE	0
	4.3.1 Operational Modes 3	
	4.3.2 Smart Squelch	
	4.3.3 Collision Detection and SQE	
	4.3.4 Carrier Sense         3           4.3.5 Normal Link Pulse Detection/Generation         3	
	4.3.5 Normal Link Pulse Detection/Generation	
	4.3.7 Automatic Link Polarity Detection and Correction	
	4.3.8 Transmit and Receive Filtering	
	4.3.9 Transmitter	
	4.3.10 Receiver	32
5.0	Design Guidelines	33
	5.1 TPI Network Circuit	3
	5.2 ESD Protection	4
	5.3 Clock In (X1) Requirements	84
	5.4 Power Feedback Circuit	5
	5.5 Power Down/Interrupt	
	5.5.1 Power Down Control Mode 3	
	5.5.2 Interrupt Mechanisms	
	5.6 Energy Detect Mode	
6.0	Reset Operation	
	6.1 Hardware Reset	
	6.2 Software Reset	
7.0	Register Block	88
	7.1 Register Definition	
	7.1.1 Basic Mode Control Register (BMCR) 4	
	7.1.2 Basic Mode Status Register (BMSR)	
	7.1.3 PHY Identifier Register #1 (PHYIDR1)	
	7.1.4 PHY Identifier Register #2 (PHYIDR2)       4         7.1.5 Auto-Negotiation Advertisement Register (ANAR)       4	
	7.1.6 Auto-Negotiation Link Partner Ability Register (ANAR)	
	7.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (DAGE Page)	8
	7.1.8 Auto-Negotiate Expansion Register (ANER)	
	7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)	
	7.2 Extended Registers	
	7.2.1 PHY Status Register (PHYSTS) 5	
	7.2.2 MII Interrupt Control Register (MICR)	
	7.2.3 MII Interrupt Status and Misc. Control Register (MISR)	
		53
		53 54
	7.2.5 Receiver Error Counter Register (RECR) 5	53 54 54
	7.2.5       Receiver Error Counter Register (RECR)       5         7.2.6       100 Mb/s PCS Configuration and Status Register (PCSR)       5	53 54 54 55
	7.2.5 Receiver Error Counter Register (RECR) 5	53 54 54 55 56
	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5	53 54 55 56 56 57
	7.2.5 Receiver Error Counter Register (RECR)57.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)57.2.7 RMII and Bypass Register (RBR)57.2.8 LED Direct Control Register (LEDCR)57.2.9 PHY Control Register (PHYCR)57.2.10 10Base-T Status/Control Register (10BTSCR)5	53 54 55 56 56 57 58
	7.2.5 Receiver Error Counter Register (RECR)57.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)57.2.7 RMII and Bypass Register (RBR)57.2.8 LED Direct Control Register (LEDCR)57.2.9 PHY Control Register (PHYCR)57.2.10 10Base-T Status/Control Register (10BTSCR)57.2.11 CD Test and BIST Extensions Register (CDCTRL1)6	53 54 55 56 56 57 58 50
	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6	53 54 55 56 56 57 58 50 51
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         Electrical Specifications.       6	53 54 55 56 56 57 58 50 51 52
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6	53 54 55 56 56 57 58 50 51 52
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6	53 54 55 56 56 57 58 50 51 52 52 54
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6	53 54 55 56 56 57 58 50 51 52 54 54 54 54 55 56 57 58 50 51 52 54 54 55 56 57 58 50 51 54 55 56 56 57 58 50 51 54 55 56 56 57 56 57 56 57 56 57 56 57 56 57 56 57 56 57 56 57 56 57 56 57 56 57 57 57 57 57 57 57 57 57 57 57 57 57
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6	53 54 55 56 56 57 58 50 51 <b>2</b> 54 54 55 56 57 8 50 51 <b>2</b> 54 55 56 57 8 50 51 <b>2</b> 54 55 56 57 8 50 51 52 55 56 57 57 57 57 57 57 57 57 57 57 57 57 57
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6         8.2.3 MII Serial Management Timing       6	53 54 55 56 56 57 80 51 <b>2</b> 4 4 56 56 56 57 80 51 <b>2</b> 4 4 55 66 57 80 51 <b>2</b> 4 55 56 56 57 80 51 <b>2</b> 54 55 56 56 57 80 51 57 56 56 57 56 56 57 57 57 57 57 57 57 57 57 57 57 57 57
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6         8.2.3 MII Serial Management Timing       6         8.2.4 100 Mb/s MII Transmit Timing       6	53 54 55 56 56 57 58 50 1 <b>2</b> 4 4 55 66 56 56 56 57 58 50 1 <b>2</b> 4 4 55 66 56 56 56 56 56 56 57 58 50 1 54 56 56 56 56 56 56 56 56 56 56 56 56 56
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         Blectrical Specifications.         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6         8.2.3 MII Serial Management Timing       6         8.2.4 100 Mb/s MII Transmit Timing       6         8.2.5 100 Mb/s MII Receive Timing       6	53 54 55 56 57 58 50 1 <b>2</b> 4 4 55 66 57 58 50 1 <b>2</b> 4 4 55 66 57 58 50 1 <b>2</b> 4 4 55 66 57 58 50 1 <b>2</b> 54 56 56 57 58 50 57 57 56 57 57 57 57 57 57 57 57 57 57 57 57 57
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6         8.2.3 MII Serial Management Timing       6         8.2.4 100 Mb/s MII Transmit Timing       6	53 54 55 56 56 57 80 1 <b>2</b> 4 4 55 66 57 57 57
8.0	7.2.5       Receiver Error Counter Register (RECR)       5         7.2.6       100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7       RMII and Bypass Register (RBR)       5         7.2.8       LED Direct Control Register (LEDCR)       5         7.2.9       PHY Control Register (PHYCR)       5         7.2.10       10Base-T Status/Control Register (10BTSCR)       5         7.2.11       CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12       Energy Detect Control (EDCR)       6         8.1       DC Specs       6         8.2       AC Specs       6         8.2.1       Power Up Timing       6         8.2.2       Reset Timing       6         8.2.3       MII Serial Management Timing       6         8.2.4       100 Mb/s MII Transmit Timing       6         8.2.5       100 Mb/s MII Receive Timing       6         8.2.6       100BASE-TX Transmit Packet Latency Timing       6	53 54 55 56 56 57 80 51 <b>2</b> 4 4 56 66 77 80
8.0	7.2.5 Receiver Error Counter Register (RECR)       5         7.2.6 100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7 RMII and Bypass Register (RBR)       5         7.2.8 LED Direct Control Register (LEDCR)       5         7.2.9 PHY Control Register (PHYCR)       5         7.2.10 10Base-T Status/Control Register (10BTSCR)       5         7.2.11 CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12 Energy Detect Control (EDCR)       6         8.1 DC Specs       6         8.2 AC Specs       6         8.2.1 Power Up Timing       6         8.2.2 Reset Timing       6         8.2.3 MII Serial Management Timing       6         8.2.4 100 Mb/s MII Transmit Timing       6         8.2.5 100 Mb/s MII Receive Timing       6         8.2.6 100BASE-TX Transmit Packet Latency Timing       6         8.2.8 100BASE-TX Transmit Timing (tR/F & Jitter)       6         8.2.9 100BASE-TX Receive Packet Latency Timing       6	53 54 55 56 56 57 58 50 51 <b>2</b> 4 55 56 56 57 58 50 57 57 57 57 57 57 57 57 57 57 57 57 57
8.0	7.2.5       Receiver Error Counter Register (RECR)       5         7.2.6       100 Mb/s PCS Configuration and Status Register (PCSR)       5         7.2.7       RMII and Bypass Register (RBR)       5         7.2.8       LED Direct Control Register (LEDCR)       5         7.2.9       PHY Control Register (PHYCR)       5         7.2.10       10Base-T Status/Control Register (10BTSCR)       5         7.2.11       CD Test and BIST Extensions Register (CDCTRL1)       6         7.2.12       Energy Detect Control (EDCR)       6         8.1       DC Specs       6         8.2       AC Specs       6         8.2.1       Power Up Timing       6         8.2.3       MII Serial Management Timing       6         8.2.4       100 Mb/s MII Transmit Timing       6         8.2.5       100 Mb/s MII Receive Timing       6         8.2.6       100BASE-TX Transmit Packet Latency Timing       6         8.2.8       100BASE-TX Transmit Timing (R/F & Jitter)       6	53 54 55 56 56 57 58 50 51 <b>2</b> 4 55 56 56 57 58 50 57 57 57 57 57 57 57 57 57 57 57 57 57

U	
Τ	
$\infty$	
ω	
$\infty$	
4	
$\infty$	

8.2.11	10 Mb/s MII Transmit Timing
8.2.12	2 10 Mb/s MII Receive Timing
	3 10 Mb/s Serial Mode Transmit Timing
	10 Mb/s Serial Mode Receive Timing
	5 10BASE-T Transmit Timing (Start of Packet)
	10BASE-T Transmit Timing (End of Packet)
	10BASE-T Receive Timing (Start of Packet)
	3 10BASE-T Receive Timing (End of Packet)
	)10 Mb/s Heartbeat Timing
8.2.20	) 10 Mb/s Jabber Timing
8.2.21	10BASE-T Normal Link Pulse Timing
	2 Auto-Negotiation Fast Link Pulse (FLP) Timing
	3 100BASE-TX Signal Detect Timing
	100 Mb/s Internal Loopback Timing
	5 10 Mb/s Internal Loopback Timing
	RMII Transmit Timing
	'RMII Receive Timing
	B Isolation Timing
	9 25 MHz_OUT Timing
	)100 Mb/s X1 to TX_CLK Timing
9.0 Physical	Dimensions
,	

# List of Figures

Figure 1. DP83848I Functional Block Diagram	
Figure 2. PHYAD Strapping Example	
Figure 3. AN Strapping and LED Loading Example	. 19
Figure 4. Typical MDC/MDIO Read Operation	. 23
Figure 5. Typical MDC/MDIO Write Operation	. 23
Figure 6. 100BASE-TX Transmit Block Diagram	. 24
Figure 7. 100BASE-TX Receive Block Diagram	. 27
Figure 8. EIA/TIA Attenuation vs. Frequency for 0, 50, 100, 130 & 150 meters of CAT 5 cable	. 28
Figure 9. 100BASE-TX BLW Event	. 29
Figure 10. 10BASE-T Twisted Pair Smart Squelch Operation	. 31
Figure 11. 10/100 Mb/s Twisted Pair Interface	. 33
Figure 12. Crystal Oscillator Circuit	. 34
Figure 13. Power Feeback Connection	


# DP83848I

## List of Tables

Table 1. Auto-Negotiation Modes	.16
Table 2. PHY Address Mapping	.18
Table 3. LED Mode Select	.19
Table 4. Supported packet sizes at +/-50ppm +/-100ppm for each clock	.22
Table 5. Typical MDIO Frame Format	.23
Table 5. 4B5B CCode-group Encoding and Injection	.25
Table 6.	
Table 7. 25 MHz Oscillator Specification	.34
Table 8. 50 MHz Oscillator Specification	.35
Table 9. 25 MHz Crystal Specification	.35
Table 10. Register Map	.38
Table 11. Register Table	.39
Table 12. Basic Mode Control Register (BMCR), address 0x00	
Table 13. Basic Mode Status Register (BMSR), address 0x01	
Table 14. PHY Identifier Register #1 (PHYIDR1), address 0x02	.45
Table 15. PHY Identifier Register #2 (PHYIDR2), address 0x03	.45
Table 16. Negotiation Advertisement Register (ANAR), address 0x04	.45
Table 17. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05	
Table 18. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05	.48
Table 19. Auto-Negotiate Expansion Register (ANER), address 0x06	.48
Table 20. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07	.49
Table 21. PHY Status Register (PHYSTS), address 0x10	. 50
Table 22. Mll Interrupt Control Register (MICR), address 0x11	
Table 23. Mll Interrupt Status and Misc. Control Register (MISR), address 0x12	. 53
Table 24. False Carrier Sense Counter Register (FCSCR), address 0x14	.54
Table 25. Receiver Error Counter Register (RECR), address 0x15	
Table 26. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16	. 55
Table 27. RMII and Bypass Register (RBR), addresses 0x17	
Table 28. LED Direct Control Register (LEDCR), address 0x18	. 56
Table 29. PHY Control Register (PHYCR), address 0x19	. 57
Table 30. 10Base-T Status/Control Register (10BTSCR), address 0x1A	
Table 31. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B	.60
Table 32. Energy Detect Control (EDCR), address 0x1D	.61

DP83848I

### Pin Layout



#### **1.0 Pin Descriptions**

The DP83848I pins are classified into the following inter- Note: Strapping pin option. Please see Section 1.7 for strap face categories (each interface is described in the sections that follow):

- Serial Management Interface
- MAC Data Interface
- Clock Interface
- LED Interface
- JTAG Interface
- Reset and Power Down
- Strap Options
- 10/100 Mb/s PMD Interface
- Special Connect Pins
- Power and Ground pins

definitions.

All DP83848I signal pins are I/O cells regardless of the particular use. The definitions below define the functionality of the I/O cells for each pin.

Type: I	Input
Туре: О	Output
Type: I/O	Input/Output
Type OD	Open Drain
Type: PD,PU	Internal Pulldown/Pullup
Type: S	Strapping Pin (All strap) ternal pull-ups or pull-do

#### pins have weak inowns. If the default strap value is needed to be changed then an external 2.2 k $\Omega$ resistor should be used. Please see Section 1.7 for details.)

#### 1.1 Serial Management Interface

Signal Name	Туре	Pin #	Description
MDC	I	31	MANAGEMENT DATA CLOCK: Synchronous clock to the MDIO management data input/output serial interface which may be asynchronous to transmit and receive clocks. The maximum clock rate is 25 MHz with no minimum clock rate.
MDIO	I/O	30	<b>MANAGEMENT DATA I/O:</b> Bi-directional management instruction/data signal that may be sourced by the station management entity or the PHY. This pin requires a 1.5 k $\Omega$ pullup resistor.

#### 1.2 MAC Data Interface

Signal Name	Туре	Pin #	Description
TX_CLK	0	1	MII TRANSMIT CLOCK: 25 MHz Transmit clock output in 100 Mb/s mode or 2.5 MHz in 10 Mb/s mode derived from the 25 MHz reference clock.
			Unused in RMII mode. The device uses the X1 reference clock in- put as the 50 MHz reference for both transmit and receive.
			<b>SNI TRANSMIT CLOCK:</b> 10 MHz Transmit clock output in 10 Mb SNI mode. The MAC should source TX_EN and TXD_0 using this clock.
TX_EN	I, PD	2	MII TRANSMIT ENABLE: Active high input indicates the pres- ence of valid data inputs on TXD[3:0].
			<b>RMII TRANSMIT ENABLE:</b> Active high input indicates the presence of valid data on TXD[1:0].
			<b>SNI TRANSMIT ENABLE:</b> Active high input indicates the presence of valid data on TXD_0.
TXD_0 TXD_1	I	3 4	MII TRANSMIT DATA: Transmit data MII input pins, TXD[3:0], that accept data synchronous to the TX_CLK (2.5 MHz in 10 Mb/s mode or 25 MHz in 100 Mb/s mode).
TXD_2 TXD_3 S, I,	S, I, PD	5 S, I, PD 6	<b>RMII TRANSMIT DATA:</b> Transmit data RMII input pins, TXD[1:0], that accept data synchronous to the 50 MHz reference clock.
			SNI TRANSMIT DATA: Transmit data SNI input pin, TXD_0, that accept data synchronous to the TX_CLK (10 MHz in 10 Mb/s SNI mode).

Signal Name	Туре	Pin #	Description
RX_CLK	0	38	<b>MII RECEIVE CLOCK:</b> Provides the 25 MHz recovered receive clocks for 100 Mb/s mode and 2.5 MHz for 10 Mb/s mode.
			Unused in RMII mode. The device uses the X1 reference clock in- put as the 50 MHz reference for both transmit and receive.
			<b>SNI RECEIVE CLOCK:</b> Provides the 10 MHz recovered receive clocks for 10 Mb/s SNI mode.
RX_DV	S, O, PD	39	<b>MII RECEIVE DATA VALID:</b> Asserted high to indicate that valid data is present on the corresponding RXD[3:0]. MII mode by default with internal pulldown.
			<b>RMII Synchronous Receive Data Valid:</b> This signal provides the RMII Receive Data Valid indication independent of Carrier Sense.
			This pin is not used in SNI mode.
RX_ER	S, O, PU	41	MII RECEIVE ERROR: Asserted high synchronously to RX_CLK to indicate that an invalid symbol has been detected within a received packet in 100 Mb/s mode.
			<b>RMII RECEIVE ERROR:</b> Assert high synchronously to X1 when- ever it detects a media error and RXDV is asserted in 100 Mb/s mode.
			This pin is not required to be used by a MAC, in either MII or RMII mode, since the Phy is required to corrupt data on a receive error.
			This pin is not used in SNI mode.
RXD_0	S, O, PD	43	MII RECEIVE DATA: Nibble wide receive data signals driven syn-
RXD_1		44	chronously to the RX_CLK, 25 MHz for 100 Mb/s mode, 2.5 MHz for 10 Mb/s mode). RXD[3:0] signals contain valid data when
RXD_2		45	RX_DV is asserted.
RXD_3		46	<b>RMII RECEIVE DATA:</b> 2-bits receive data signals, RXD[1:0], driven synchronously to the X1 clock, 50 MHz.
			<b>SNI RECEIVE DATA:</b> Receive data signal, RXD_0, driven syn- chronously to the RX_CLK. RXD_0 contains valid data when CRS is asserted. RXD[3:1] are not used in this mode.
CRS/CRS_DV	S, O, PU	40	MII CARRIER SENSE: Asserted high to indicate the receive me- dium is non-idle.
			<b>RMII CARRIER SENSE/RECEIVE DATA VALID:</b> This signal combines the RMII Carrier and Receive Data Valid indications. For a detailed description of this signal, see the RMII Specification.
			<b>SNI CARRIER SENSE:</b> Asserted high to indicate the receive me- dium is non-idle. It is used to frame valid receive data on the RXD_0 signal.
COL	S, O, PU	42	MII COLLISION DETECT: Asserted high to indicate detection of a collision condition (simultaneous transmit and receive activity) in 10 Mb/s and 100 Mb/s Half Duplex Modes.
			While in 10BASE-T Half Duplex mode with heartbeat enabled this pin is also asserted for a duration of approximately $1\mu s$ at the end of transmission to indicate heartbeat (SQE test).
			In Full Duplex Mode, for 10 Mb/s or 100 Mb/s operation, this sig- nal is always logic 0. There is no heartbeat function during 10 Mb/s full duplex operation.
			<b>RMII COLLISION DETECT:</b> Per the RMII Specification, no COL signal is required. The MAC will recover CRS from the CRS_DV signal and use that along with its TX_EN signal to determine collision.
			<b>SNI COLLISION DETECT:</b> Asserted high to indicate detection of a collision condition (simultaneous transmit and receive activity) in 10 Mb/s SNI mode.

www.national.com

#### 1.3 Clock Interface

Signal Name	Туре	Pin #	Description
X1	I	34	<b>CRYSTAL/OSCILLATOR INPUT:</b> This pin is the primary clock reference input for the DP83848I and must be connected to a 25 MHz 0.005% (±50 ppm) clock source. The DP83848I supports either an external crystal resonator connected across pins X1 and X2, or an external CMOS-level oscillator source connected to pin X1 only.
			<b>RMII REFERENCE CLOCK:</b> This pin is the primary clock reference input for the RMII mode and must be connected to a 50 MHz 0.005% ( <u>+</u> 50 ppm) CMOS-level oscillator source.
X2	0	33	<b>CRYSTAL OUTPUT:</b> This pin is the primary clock reference output to connect to an external 25 MHz crystal resonator device. This pin must be left unconnected if an external CMOS oscillator clock source is used.
25MHz_OUT	0	25	25 MHz CLOCK OUTPUT:
_			In MII mode, this pin provides a 25 MHz clock output to the system.
			In RMII mode, this pin provides a 50 MHz clock output to the system.
			This allows other devices to use the reference clock from the DP83848I without requiring additional clock sources.

#### 1.4 LED Interface

See Table 3 for LED Mode Selection.

Signal Name	Туре	Pin #	Description	
LED_LINK	S, O, PU	28	<b>LINK LED:</b> In Mode 1, this pin indicates the status of the LINK. The LED will be ON when Link is good.	
			<b>LINK/ACT LED:</b> In Mode 2 and Mode 3, this pin indicates transmit and receive activity in addition to the status of the Link. The LED will be ON when Link is good. It will blink when the transmitter or receiver is active.	
LED_SPEED	S, O, PU	27	27 <b>SPEED LED</b> : The LED is ON when device is in 100 Mb/s and OFF when in 10 Mb/s. Functionality of this LED is independent of mode selected.	
LED_ACT/COL	S, O, PU	26	<b>ACTIVITY LED:</b> In Mode 1, this pin is the Activity LED which is ON when activity is present on either Transmit or Receive.	
			<b>COLLISION/DUPLEX LED:</b> In Mode 2, this pin by default indicates Collision detection. For Mode 3, this LED output may be programmed to indicate Full-duplex status instead of Collision.	

#### 1.5 JTAG Interface

Signal Name	Туре	Pin #	Description
ТСК	I, PU	8	TEST CLOCK
			This pin has a weak internal pullup.
TDI	I, PU	12	TEST DATA INPUT
			This pin has a weak internal pullup.
TDO	0	9	TEST OUTPUT
TMS	I, PU	10	TEST MODE SELECT
			This pin has a weak internal pullup.
TRST#	I, PU	11	TEST RESET: Active low asynchronous test reset.
			This pin has a weak internal pullup.

#### 1.6 Reset and Power Down

Signal Name	Туре	Pin #	Description
RESET_N	I, PU	29	<b>RESET:</b> Active Low input that initializes or re-initializes the DP83848I. Asserting this pin low for at least 1 $\mu$ s will force a reset process to occur. All internal registers will re-initialize to their default states as specified for each bit in the Register Block section. All strap options are re-initialized as well.
PWR_DOWN/INT	I, OD, PU	7	See Section 5.5 for detailed description.
			The default function of this pin is POWER DOWN.
			<b>POWER DOWN:</b> The pin is an active low input in this mode and should be asserted low to put the device in a Power Down mode.
			<b>INTERRUPT:</b> The pin is an open drain output in this mode and will be asserted low when an interrupt condition occurs. Although the pin has a weak internal pull-up, some applications may require an external pull-up resister. Register access is required for the pin to be used as an interrupt mechanism. See Section 5.5.2 Interrupt Mechanism for more details on the interrupt mechanisms.

#### 1.7 Strap Options

The DP83848I uses many of the functional pins as strap options. The values of these pins are sampled during reset and used to strap the device into specific modes of operation. The strap option pin assignments are defined below. The functional pin name is indicated in parentheses.

A 2.2 k $\Omega$  resistor should be used for pull-down or pull-up to change the default strap option. If the default option is required, then there is no need for external pull-up or pull down resistors. Since these pins may have alternate functions after reset is deasserted, they should not be connected directly to VCC or GND.

Signal Name	Туре	Pin #	Description
PHYAD0 (COL)	S, O, PU	42	PHY ADDRESS [4:0]: The DP83848I provides five PHY address
PHYAD1 (RXD_0)	S, O, PD	43	pins, the state of which are latched into the PHYCTRL register at system Hardware-Reset.
PHYAD2 (RXD_1)		44	
PHYAD3 (RXD_2)		45	The DP83848I supports PHY Address strapping values 0 (<00000>) through 31 (<11111>). <b>A PHY Address of 0 puts the</b>
PHYAD4 (RXD_3)		46	<b>part into the MII Isolate Mode</b> . The MII isolate mode must be se lected by strapping Phy Address 0; changing to Address 0 by reg ister write will not put the Phy in the MII isolate mode. Please refer to section 2.3 for additional information.
			PHYAD0 pin has weak internal pull-up resistor.
			PHYAD[4:1] pins have weak internal pull-down resistors.

www.national.com

Signal Name	Туре	Pin #				Descri	ption	
AN_EN (LED_ACT/COL)	S, O, PU	26	Auto-Negotiation Enable: When high, this enables Auto-Ne					
AN_1 (LED_SPEED)		27	ation with the capability set by ANO and AN1 pins. When low, puts the part into Forced Mode with the capability set by ANO					
AN 0 (LED LINK)		28	AN1 pins.					capability set by ANU a
_ ( _ /					innut	nins con	trol th	e forced or advertised
								ng to the following table
			The value	on thes	e pins	is set by	conn	ecting the input pins to
								stors. These pins shou
			NEVER be			-		
			ware-Rese	et.				to the DP83848I at Har
			Mode Con Register d	trol Regultrol Reg	gister a ardwar	ind the A e-Reset.	Auto_N	are latched into the Ba Negotiation Advertisem ve internal pull-ups.
				N_EN	AN1	AN0		Forced Mode
				_				
				0	0			SE-T, Half-Duplex
				0	0			SE-T, Full-Duplex
				0	1	0	100B/	ASE-TX, Half-Duplex
				0	1	1	100B/	ASE-TX, Full-Duplex
			ŀ	N_EN	AN1	AN0		Advertised Mode
				1	0	0	10BA	SE-T, Half/Full-Duplex
				1	0	1	100B/	ASE-TX, Half/Full-Duple
				1	1	0	10BA	SE-T Half-Duplex
								ASE-TX, Half-Duplex
				1	1			SE-T, Half/Full-Duplex
								ASE-TX, Half/Full-Duple
							TOOD	
MII_MODE (RX_DV) SNI_MODE (TXD_3)	S, O, PD	39 6	operating ( pull-ups) \ MII_MODE of operation	mode of will ena E high w on, dete pins inc	the M, ble no vill caus rminec lude in	AC Data rmal MII se the de I by the ternal pu	Interfa Mode vice f status ull-dow	ption pair determines ace. Default operation ( e of operation. Strapp to be in RMII or SNI mo of the SNI_MODE str vns, the default values ations:
				MII_M	ODE	SNI_MO	ODE	MAC Interface Mode
				0		Х		MII Mode
				1		0		RMII Mode
				1		1		10 Mb SNI Mode
LED_CFG (CRS)	S, O, PU	40	mode of op Mode 2 ca	peration In be co	of the ntrolled	LED pins d via the	s. Defa	ng option determines ault is Mode 1. Mode 1 a option. All modes are c
			figurable v	-			ion	
		4.4	SeeTable					
MDIX_EN (RX_ER)	S, O, PU	41		Auto-ME				DIX. This strapping opt I-down will disable Au

#### 1.8 10 Mb/s and 100 Mb/s PMD Interface

Signal Name	Туре	Pin #	Description
TD-, TD+	I/O	16, 17	Differential common driver transmit output (PMD Output Pair). These differential outputs are automatically configured to either 10BASE-T or 100BASE-TX signaling.
			In Auto-MDIX mode of operation, this pair can be used as the Receive Input pair.
			These pins require 3.3V bias for operation.
RD-, RD+	I/O	13, 14	Differential receive input (PMD Input Pair). These differential in- puts are automatically configured to accept either 100BASE-TX or 10BASE-T signaling.
			In Auto-MDIX mode of operation, this pair can be used as the Transmit Output pair.
			These pins require 3.3V bias for operation.

#### 1.9 Special Connections

Signal Name	Туре	Pin #	Description
RBIAS	I	24	Bias Resistor Connection. A 4.87 k $\Omega$ 1% resistor should be connected from RBIAS to GND.
PFBOUT	0	23	Power Feedback Output. Parallel caps, $10\mu$ F (Tantalum preferred) and $0.1\mu$ F, should be placed close to the PFBOUT. Connect this pin to PFBIN1 (pin 18) and PFBIN2 (pin 37). See Section 5.4 for proper placement pin.
PFBIN1 PFBIN2	I	18 37	Power Feedback Input. These pins are fed with power from PFBOUT pin. A small capacitor of $0.1\mu$ F should be connected close to each pin.
			Note: Do not supply power to these pins other than from PFBOUT.
RESERVED	I/O	20, 21	<b>RESERVED:</b> These pins must be pulled-up through 2.2 k $\Omega$ resistors to AVDD33 supply.

#### 1.10 Power Supply Pins

Signal Name	Pin #	Description
IOVDD33	32, 48	I/O 3.3V Supply
IOGND	35, 47	I/O Ground
DGND	36	Digital Ground
AVDD33	22	Analog 3.3V Supply
AGND	15, 19	Analog Ground

## 1.11 Package Pin Assignments

1 2 3 4	TX_CLK TX_EN
3	_
-	
4	TXD_0
т	TXD_1
5	TXD_2
6	TXD_3/SNI_MODE
7	PWR_DOWN/INT
8	ТСК
9	TDO
10	TMS
11	TRST#
12	TDI
13	RD -
14	RD +
15	AGND
16	TD -
17	TD +
18	PFBIN1
19	AGND
20	RESERVED
21	RESERVED
22	AVDD33
23	PFBOUT
24	RBIAS
25	25MHz_OUT
26	LED_ACT/COL/AN_EN
27	LED_SPEED/AN1
28	LED_LINK/AN0
29	RESET_N
30	MDIO
31	MDC
32	IOVDD33
33	X2
34	X1
35	IOGND
36	DGND
37	PFBIN2
38	RX_CLK
39	RX_DV/MII_MODE
40	CRS/CRS_DV/LED_CFG

VBH48A Pin #	Pin Name
41	RX_ER/MDIX_EN
42	COL/PHYAD0
43	RXD_0/PHYAD1
44	RXD_1/PHYAD2
45	RXD_2/PHYAD3
46	RXD_3/PHYAD4
47	IOGND
48	IOVDD33

#### 2.0 Configuration

This section includes information on the various configuration options available with the DP83848I. The configuration options described below include:

- Auto-Negotiation
- PHY Address and LEDs
- Half Duplex vs. Full Duplex
- Isolate mode
- Loopback mode
- BIST

#### 2.1 Auto-Negotiation

The Auto-Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast Link Pulse (FLP) Bursts provide the signalling used to communicate Auto-Negotiation abilities between two devices at each end of a link segment. For further detail regarding Auto-Negotiation, refer to Clause 28 of the IEEE 802.3u specification. The DP83848I supports four different Ethernet protocols (10 Mb/s Half Duplex, 10 Mb/s Full Duplex, 100 Mb/s Half Duplex, and 100 Mb/s Full Duplex), so the inclusion of Auto-Negotiation ensures that the highest performance protocol will be selected based on the advertised ability of the Link Partner. The Auto-Negotiation function within the DP83848I can be controlled either by internal register access or by the use of the AN EN, AN1 and AN0 pins.

#### 2.1.1 Auto-Negotiation Pin Control

The state of AN\_EN, AN0 and AN1 determines whether the DP83848I is forced into a specific mode or Auto-Negotiation will advertise a specific ability (or set of abilities) as given in Table 1. These pins allow configuration options to be selected without requiring internal register access.

The state of AN\_EN, AN0 and AN1, upon power-up/reset, determines the state of bits [8:5] of the ANAR register.

The Auto-Negotiation function selected at power-up or reset can be changed at any time by writing to the Basic Mode Control Register (BMCR) at address 0x00h.

Table 1. Auto-Negotiation Modes				
N_EN	AN1	AN0	Forced Mode	
0	0	0	10BASE-T, Half-Duplex	
0	0	1	10BASE-T, Full-Duplex	
0	1	0	100BASE-TX, Half-Duplex	
0	1	1	100BASE-TX, Full-Duplex	
N_EN	AN1	AN0	Advertised Mode	
1	0	0	10BASE-T, Half/Full-Duplex	

100BASE-TX, Half/Full-Duplex

10BASE-T Half-Duplex

100BASE-TX, Half-Duplex

10BASE-T, Half/Full-Duplex

100BASE-TX, Half/Full-Duplex

#### 2.1.2 Auto-Negotiation Register Control

1

0

1

When Auto-Negotiation is enabled, the DP83848I transmits the abilities programmed into the Auto-Negotiation Advertisement register (ANAR) at address 04h via FLP Bursts. Any combination of 10 Mb/s, 100 Mb/s, Half-Duplex, and Full Duplex modes may be selected.

Auto-Negotiation Priority Resolution:

- (1) 100BASE-TX Full Duplex (Highest Priority)
- (2) 100BASE-TX Half Duplex
- (3) 10BASE-T Full Duplex

0

1

1

Α

1

1

1

— (4) 10BASE-T Half Duplex (Lowest Priority)

The Basic Mode Control Register (BMCR) at address 00h provides control for enabling, disabling, and restarting the Auto-Negotiation process. When Auto-Negotiation is disabled, the Speed Selection bit in the BMCR controls switching between 10 Mb/s or 100 Mb/s operation, and the Duplex Mode bit controls switching between full duplex operation and half duplex operation. The Speed Selection and Duplex Mode bits have no effect on the mode of operation when the Auto-Negotiation Enable bit is set.

The Link Speed can be examined through the PHY Status Register (PHYSTS) at address 10h after a Link is achieved.

The Basic Mode Status Register (BMSR) indicates the set of available abilities for technology types, Auto-Negotiation ability, and Extended Register Capability. These bits are permanently set to indicate the full functionality of the DP83848I (only the 100BASE-T4 bit is not set since the DP83848I does not support that function).

The BMSR also provides status on:

- Whether or not Auto-Negotiation is complete
- Whether or not the Link Partner is advertising that a remote fault has occurred
- Whether or not valid link has been established
- Support for Management Frame Preamble suppression

The Auto-Negotiation Advertisement Register (ANAR) indicates the Auto-Negotiation abilities to be advertised by the DP83848I. All available abilities are transmitted by default, but any ability can be suppressed by writing to the

www.national.com

ANAR. Updating the ANAR to suppress an ability is one 2.1.4 Auto-Negotiation Restart way for a management agent to change (restrict) the technology that is used.

The Auto-Negotiation Link Partner Ability Register (ANLPAR) at address 05h is used to receive the base link code word as well as all next page code words during the negotiation. Furthermore, the ANLPAR will be updated to either 0081h or 0021h for parallel detection to either 100 Mb/s or 10 Mb/s respectively.

The Auto-Negotiation Expansion Register (ANER) indicates additional Auto-Negotiation status. The ANER provides status on:

- Whether or not a Parallel Detect Fault has occurred
- Whether or not the Link Partner supports the Next Page function
- Whether or not the DP83848I supports the Next Page function
- Whether or not the current page being exchanged by Auto-Negotiation has been received
- Whether or not the Link Partner supports Auto-Negotiation

#### 2.1.3 Auto-Negotiation Parallel Detection

The DP83848I supports the Parallel Detection function as defined in the IEEE 802.3u specification. Parallel Detection requires both the 10 Mb/s and 100 Mb/s receivers to monitor the receive signal and report link status to the Auto-Negotiation function. Auto-Negotiation uses this information to configure the correct technology in the event that the Link Partner does not support Auto-Negotiation but is transmitting link signals that the 100BASE-TX or 10BASE-T PMAs recognize as valid link signals.

If the DP83848I completes Auto-Negotiation as a result of Parallel Detection, bits 5 and 7 within the ANLPAR register will be set to reflect the mode of operation present in the Link Partner. Note that bits 4:0 of the ANLPAR will also be set to 00001 based on a successful parallel detection to indicate a valid 802.3 selector field. Software may determine that negotiation completed via Parallel Detection by reading a zero in the Link Partner Auto-Negotiation Able bit once the Auto-Negotiation Complete bit is set. If configured for parallel detect mode and any condition other than a single good link occurs then the parallel detect fault bit will be set.

Once Auto-Negotiation has completed, it may be restarted at any time by setting bit 9 (Restart Auto-Negotiation) of the BMCR to one. If the mode configured by a successful Auto-Negotiation loses a valid link, then the Auto-Negotiation process will resume and attempt to determine the configuration for the link. This function ensures that a valid configuration is maintained if the cable becomes disconnected.

A renegotiation request from any entity, such as a management agent, will cause the DP83848I to halt any transmit data and link pulse activity until the break\_link\_timer expires (~1500 ms). Consequently, the Link Partner will go into link fail and normal Auto-Negotiation resumes. The DP83848I will resume Auto-Negotiation after the break link timer has expired by issuing FLP (Fast Link Pulse) bursts.

#### 2.1.5 Enabling Auto-Negotiation via Software

It is important to note that if the DP83848I has been initialized upon power-up as a non-auto-negotiating device (forced technology), and it is then required that Auto-Negotiation or re-Auto-Negotiation be initiated via software, bit 12 (Auto-Negotiation Enable) of the Basic Mode Control Register (BMCR) must first be cleared and then set for any Auto-Negotiation function to take effect.

#### 2.1.6 Auto-Negotiation Complete Time

Parallel detection and Auto-Negotiation take approximately 2-3 seconds to complete. In addition, Auto-Negotiation with next page should take approximately 2-3 seconds to complete, depending on the number of next pages sent.

Refer to Clause 28 of the IEEE 802.3u standard for a full description of the individual timers related to Auto-Negotiation.

#### 2.2 Auto-MDIX

When enabled, this function utilizes Auto-Negotiation to determine the proper configuration for transmission and reception of data and subsequently selects the appropriate MDI pair for MDI/MDIX operation. The function uses a random seed to control switching of the crossover circuitry. This implementation complies with the corresponding IEEE 802.3 Auto-Negotiation and Crossover Specifications.

Auto-MDIX is enabled by default and can be configured via strap or via PHYCR (0x19h) register, bits [15:14].

Neither Auto-Negotiation nor Auto-MDIX is required to be enabled in forcing crossover of the MDI pairs. Forced crossover can be achieved through the FORCE MDIX bit, bit 14 of PHYCR (0x19h) register.

Note: Auto-MDIX will not work in a forced mode of operation.

#### 2.3 PHY Address

The 5 PHY address inputs pins are shared with the RXD[3:0] pins and COL pin as shown below.

Pin #	PHYAD Function	<b>RXD</b> Function						
42	PHYAD0	COL						
43	PHYAD1	RXD_0						
44	PHYAD2	RXD_1						
45	PHYAD3	RXD_2						
46	PHYAD4	RXD_3						

Table 2. PHY Address Mapping

The DP83848I can be set to respond to any of 32 possible PHY addresses via strap pins. The information is latched into the PHYCR register (address 19h, bits [4:0]) at device power-up and hardware reset. The PHY Address pins are shared with the RXD and COL pins. Each DP83848I or port sharing an MDIO bus in a system must have a unique physical address.

The DP83848I supports PHY Address strapping values 0 (<0000>) through 31 (<11111>). Strapping **PHY Address 0 puts the part into Isolate Mode**. It should also be noted that selecting PHY Address 0 via an MDIO write to PHYCR will not put the device in Isolate Mode. See Section 2.3.1for more information.

For further detail relating to the latch-in timing requirements of the PHY Address pins, as well as the other hardware configuration pins, refer to the Reset summary in Section 6.0.

Since the PHYAD[0] pin has weak internal pull-up resistor and PHYAD[4:1] pins have weak internal pull-down resistors, the default setting for the PHY address is 00001 (01h).

Refer to Figure 2 for an example of a PHYAD connection to external components. In this example, the PHYAD strapping results in address 00011 (03h).


#### 2.3.1 MII Isolate Mode

The DP83848I can be put into MII Isolate mode by writing to bit 10 of the BMCR register or by strapping in Physical Address 0. It should be noted that selecting Physical Address 0 via an MDIO write to PHYCR will not put the device in the MII isolate mode.

When in the MII isolate mode, the DP83848I does not respond to packet data present at TXD[3:0], TX\_EN inputs and presents a high impedance on the TX\_CLK, RX\_DV, RX\_ER, RXD[3:0], COL, and CRS outputs. When in Isolate mode, the DP83848I will continue to respond to all management transactions.

While in Isolate mode, the PMD output pair will not transmit packet data but will continue to source 100BASE-TX scrambled idles or 10BASE-T normal link pulses.

The DP83848I can Auto-Negotiate or parallel detect to a specific technology depending on the receive signal at the PMD input pair. A valid link can be established for the receiver even when the DP83848I is in Isolate mode.



#### 2.4 LED Interface

The DP83848I supports three configurable Light Emitting Diode (LED) pins. The device supports three LED configurations: Link, Speed, Activity and Collision. Function are multiplexed among the LEDs. The PHY Control Register (PHYCR) for the LEDs can also be selected through address 19h, bits [6:5].

See Table 3 for LED Mode selection.

Mode	LED_CFG[1] (bit 6)	LED_CFG[0] (bit 5)	LED_LINK	LED_SPEED	LED_ACT/COL
		or (pin40)			
1	don't care	1	ON for Good Link	ON in 100 Mb/s	ON for Activity
			OFF for No Link	OFF in 10 Mb/s	OFF for No Activity
2	0	0	ON for Good Link	ON in 100 Mb/s	ON for Collision
			BLINK for Activity	OFF in 10 Mb/s	OFF for No Collision
3	1	0	ON for Good Link	ON in 100 Mb/s	ON for Full Duplex
			BLINK for Activity	OFF in 10 Mb/s	OFF for Half Duplex

Table 3. LED Mode Select

The LED\_LINK pin in Mode 1 indicates the link status of the port. In 100BASE-T mode, link is established as a result of input receive amplitude compliant with the TP-PMD specifications which will result in internal generation of signal detect. A 10 Mb/s Link is established as a result of the reception of at least seven consecutive normal Link Pulses or the reception of a valid 10BASE-T packet. This will cause the assertion of LED\_LINK. LED\_LINK will deassert in accordance with the Link Loss Timer as specified in the IEEE 802.3 specification.

The LED\_LINK pin in Mode 1 will be OFF when no LINK is present.

The LED\_LINK pin in Mode 2 and Mode 3 will be ON to indicate Link is good and BLINK to indicate activity is present on either transmit or receive activity.

The LED\_SPEED pin indicates 10 or 100 Mb/s data rate of the port. The standard CMOS driver goes high when operating in 100 Mb/s operation. The functionality of this LED is independent of mode selected.

The LED\_ACT/COL pin in Mode 1 indicates the presence of either transmit or receive activity. The LED will be ON for Activity and OFF for No Activity. In Mode 2, this pin indicates the Collision status of the port. The LED will be ON for Collision and OFF for No Collision.

The LED\_ACT/COL pin in Mode 3 indicates the presence of Duplex status for 10 Mb/s or 100 Mb/s operation. The LED will be ON for Full Duplex and OFF for Half Duplex.

In 10 Mb/s half duplex mode, the collision LED is based on the COL signal.

Since these LED pins are also used as strap options, the polarity of the LED is dependent on whether the pin is pulled up or down.

#### 2.4.1 LEDs

Since the Auto-Negotiation (AN) strap options share the LED output pins, the external components required for strapping and LED usage must be considered in order to avoid contention.

Specifically, when the LED outputs are used to drive LEDs directly, the active state of each output driver is dependent on the logic level sampled by the corresponding AN input upon power-up/reset. For example, if a given AN input is resistively pulled low then the corresponding output will be configured as an active high driver. Conversely, if a given AN input is resistively pulled high, then the corresponding output will be configured as an active low driver.

Refer to Figure 3 for an example of AN connections to external components. In this example, the AN strapping results in Auto-Negotiation with 10/100 Half/Full-Duplex advertised.

The adaptive nature of the LED outputs helps to simplify potential implementation issues of these dual purpose pins.




Figure 3. AN Strapping and LED Loading Example

# DP838481

#### 2.4.2 LED Direct Control

The DP83848I provides another option to directly control any or all LED outputs through the LED Direct Control Register (LEDCR), address 18h. The register does not provide read access to LEDs.

#### 2.5 Half Duplex vs. Full Duplex

The DP83848I supports both half and full duplex operation at both 10 Mb/s and 100 Mb/s speeds.

Half-duplex relies on the CSMA/CD protocol to handle collisions and network access. In Half-Duplex mode, CRS responds to both transmit and receive activity in order to maintain compliance with the IEEE 802.3 specification.

Since the DP83848I is designed to support simultaneous transmit and receive activity it is capable of supporting fullduplex switched applications with a throughput of up to 200 Mb/s per port when operating in 100BASE-TX mode. Because the CSMA/CD protocol does not apply to fullduplex operation, the DP83848I disables its own internal collision sensing and reporting functions and modifies the behavior of Carrier Sense (CRS) such that it indicates only receive activity. This allows a full-duplex capable MAC to operate properly.

All modes of operation (100BASE-TX and 10BASE-T) can run either half-duplex or full-duplex. Additionally, other than CRS and Collision reporting, all remaining MII signaling remains the same regardless of the selected duplex mode.

It is important to understand that while Auto-Negotiation with the use of Fast Link Pulse code words can interpret and configure to full-duplex operation, parallel detection can not recognize the difference between full and halfduplex from a fixed 10 Mb/s or 100 Mb/s link partner over twisted pair. As specified in the 802.3u specification, if a far-end link partner is configured to a forced full duplex 100BASE-TX ability, the parallel detection state machine in the partner would be unable to detect the full duplex capability of the far-end link partner. This link segment would negotiate to a half duplex 100BASE-TX configuration (same scenario for 10 Mb/s).

#### 2.6 Internal Loopback

The DP83848I includes a Loopback Test mode for facilitating system diagnostics. The Loopback mode is selected through bit 14 (Loopback) of the Basic Mode Control Register (BMCR). Writing 1 to this bit enables MII transmit data to be routed to the MII receive outputs. Loopback status may be checked in bit 3 of the PHY Status Register (PHYSTS). While in Loopback mode the data will not be transmitted onto the media. To ensure that the desired operating mode is maintained, Auto-Negotiation should be disabled before selecting the Loopback mode.

#### 2.7 BIST

The DP83848I incorporates an internal Built-in Self Test (BIST) circuit to accommodate in-circuit testing or diagnostics. The BIST circuit can be utilized to test the integrity of the transmit and receive data paths. BIST testing can be performed with the part in the internal loopback mode or externally looped back using a loopback cable fixture.

The BIST is implemented with independent transmit and receive paths, with the transmit block generating a continuous stream of a pseudo random sequence. The user can select a 9 bit or 15 bit pseudo random sequence from the PSR\_15 bit in the PHY Control Register (PHYCR). The received data is compared to the generated pseudo-random data by the BIST Linear Feedback Shift Register (LFSR) to determine the BIST pass/fail status.

The pass/fail status of the BIST is stored in the BIST status bit in the PHYCR register. The status bit defaults to 0 (BIST fail) and will transition on a successful comparison. If an error (mis-compare) occurs, the status bit is latched and is cleared upon a subsequent write to the Start/Stop bit.

For transmit VOD testing, the Packet BIST Continuous Mode can be used to allow continuous data transmission, setting BIST\_CONT\_MODE, bit 5, of CDCTRL1 (0x1Bh).

The number of BIST errors can be monitored through the BIST Error Count in the CDCTRL1 (0x1Bh), bits [15:8].

#### 3.0 Functional Description

The DP83848I supports several modes of operation using the MII interface pins. The options are defined in the following sections and include:

- MII Mode
- RMII Mode
- 10 Mb Serial Network Interface (SNI)

The modes of operation can be selected by strap options or register control. For RMII mode, it is required to use the strap option, since it requires a 50 MHz clock instead of the normal 25 MHz.

In each of these modes, the IEEE 802.3 serial management interface is operational for device configuration and status. The serial management interface of the MII allows for the configuration and control of multiple PHY devices, gathering of status, error information, and the determination of the type and capabilities of the attached PHY(s).

#### 3.1 MII Interface

The DP83848I incorporates the Media Independent Interface (MII) as specified in Clause 22 of the IEEE 802.3u standard. This interface may be used to connect PHY devices to a MAC in 10/100 Mb/s systems. This section describes the nibble wide MII data interface.

The nibble wide MII data interface consists of a receive bus and a transmit bus each with control signals to facilitate data transfer between the PHY and the upper layer (MAC).

#### 3.1.1 Nibble-wide MII Data Interface

Clause 22 of the IEEE 802.3u specification defines the Media Independent Interface. This interface includes a dedicated receive bus and a dedicated transmit bus. These two data buses, along with various control and status signals, allow for the simultaneous exchange of data between the DP83848I and the upper layer agent (MAC).

The receive interface consists of a nibble wide data bus RXD[3:0], a receive error signal RX\_ER, a receive data valid flag RX\_DV, and a receive clock RX\_CLK for synchronous transfer of the data. The receive clock operates at either 2.5 MHz to support 10 Mb/s operation modes or at 25 MHz to support 100 Mb/s operational modes.

The transmit interface consists of a nibble wide data bus TXD[3:0], a transmit enable control signal TX\_EN, and a transmit clock TX\_CLK which runs at either 2.5 MHz or 25 MHz.

Additionally, the MII includes the carrier sense signal CRS, as well as a collision detect signal COL. The CRS signal asserts to indicate the reception of data from the network or as a function of transmit data in Half Duplex mode. The COL signal asserts as an indication of a collision which can occur during half-duplex operation when both a transmit and receive operation occur simultaneously.

#### 3.1.2 Collision Detect

For Half Duplex, a 10BASE-T or 100BASE-TX collision is detected when the receive and transmit channels are active simultaneously. Collisions are reported by the COL signal on the MII.

If the DP83848I is transmitting in 10 Mb/s mode when a collision is detected, the collision is not reported until seven bits have been received while in the collision state. This prevents a collision being reported incorrectly due to noise on the network. The COL signal remains set for the duration of the collision.

If a collision occurs during a receive operation, it is immediately reported by the COL signal.

When heartbeat is enabled (only applicable to 10 Mb/s operation), approximately  $1\mu$ s after the transmission of each packet, a Signal Quality Error (SQE) signal of approximately 10 bit times is generated (internally) to indicate successful transmission. SQE is reported as a pulse on the COL signal of the MII.

#### 3.1.3 Carrier Sense

Carrier Sense (CRS) is asserted due to receive activity, once valid data is detected via the squelch function during 10 Mb/s operation. During 100 Mb/s operation CRS is asserted when a valid link (SD) and two non-contiguous zeros are detected on the line.

For 10 or 100 Mb/s Half Duplex operation, CRS is asserted during either packet transmission or reception.

For 10 or 100 Mb/s Full Duplex operation, CRS is asserted only due to receive activity.

CRS is deasserted following an end of packet.

#### 3.2 Reduced MII Interface

The DP83848I incorporates the Reduced Media Independent Interface (RMII) as specified in the RMII specification (rev1.2) from the RMII Consortium. This interface may be used to connect PHY devices to a MAC in 10/100 Mb/s systems using a reduced number of pins. In this mode, data is transferred 2-bits at a time using the 50 MHz RMII\_REF clock for both transmit and receive. The following pins are used in RMII mode:

- TXD[1:0]
- RX\_ER (optional for Mac)
- CRS\_DV
- RXD[1:0]
- X1 (RMII Reference clock is 50 MHz)

In addition, the RMII mode supplies an RX\_DV signal which allows for a simpler method of recovering receive data without having to separate RX\_DV from the CRS\_DV indication. This is especially useful for systems which do not require CRS, such as systems that only support full-duplex operation. This signal is also useful for diagnostic testing where it may be desirable to loop Receive RMII data directly to the transmitter.

Since the reference clock operates at 10 times the data rate for 10 Mb/s operation, transmit data is sampled every 10 clocks. Likewise, receive data will be generated every 10th clock so that an attached device can sample the data every 10 clocks.

RMII mode requires a 50 MHz oscillator be connected to the device X1 pin. A 50 MHz crystal is not supported.

<sup>—</sup> TX\_EN

DP838481

To tolerate potential frequency differences between the 50 MHz reference clock and the recovered receive clock, the receive RMII function includes a programmable elasticity buffer. The elasticity buffer is programmable to minimize propagation delay based on expected packet size and clock accuracy. This allows for supporting a range of packet sizes including jumbo frames.

The elasticity buffer will force Frame Check Sequence errors for packets which overrun or underrun the FIFO. Underrun and Overrun conditions can be reported in the RMII and Bypass Register (RBR). The following table indicates how to program the elasticity buffer fifo (in 4-bit increments) based on expected max packet size and clock accuracy. It assumes both clocks (RMII Reference clock and far-end Transmitter clock) have the same accuracy.

Start Threshold RBR[1:0]	Latency Tolerance	Recommended Packet Size at +/- 50ppm	Recommended Packet Size at +/- 100ppm
1 (4-bits)	2 bits	2400 bytes	1200 bytes
2 (8-bits)	6 bits	7200 bytes	3600 bytes
3 (12-bits)	10 bits	12000 bytes	6000 bytes
0 (16-bits)	14 bits	16800 bytes	8400 bytes

#### 3.3 10 Mb Serial Network Interface (SNI)

The DP83848I incorporates a 10 Mb Serial Network Interface (SNI) which allows a simple serial data interface for 10 Mb only devices. This is also referred to as a 7-wire interface. While there is no defined standard for this interface, it is based on early 10 Mb physical layer devices. Data is clocked serially at 10 MHz using separate transmit and receive paths. The following pins are used in SNI mode:

- TX\_CLK
- TX\_EN
- TXD[0]
- RX\_CLK
- RXD[0]
- CRS
- COL

#### 3.4 802.3u MII Serial Management Interface

#### 3.4.1 Serial Management Register Access

The serial management MII specification defines a set of thirty-two 16-bit status and control registers that are accessible through the management interface pins MDC and MDIO. The DP83848I implements all the required MII registers as well as several optional registers. These registers are fully described in Section 7.0. A description of the serial management access protocol follows.

#### 3.4.2 Serial Management Access Protocol

The serial control interface consists of two pins, Management Data Clock (MDC) and Management Data Input/Output (MDIO). MDC has a maximum clock rate of 25 MHz and no minimum rate. The MDIO line is bi-directional and may be shared by up to 32 devices. The MDIO frame format is shown below in Table 5. The MDIO pin requires a pull-up resistor  $(1.5 \text{ k}\Omega)$  which, during IDLE and turnaround, will pull MDIO high. In order to initialize the MDIO interface, the station management entity sends a sequence of 32 contiguous logic ones on MDIO to provide the DP83848I with a sequence that can be used to establish synchronization. This preamble may be generated either by driving MDIO high for 32 consecutive MDC clock cycles, or by simply allowing the MDIO pull-up resistor to pull the MDIO pin high during which time 32 MDC clock cycles are provided. In addition 32 MDC clock cycles should be used to re-sync the device if an invalid start, opcode, or turnaround bit is detected.


The DP83848I waits until it has received this preamble sequence before responding to any other transaction. Once the DP83848I serial management port has been initialized no further preamble sequencing is required until after a power-on/reset, invalid Start, invalid Opcode, or invalid turnaround bit has occurred.

The Start code is indicated by a <01> pattern. This assures the MDIO line transitions from the default idle line state.

Turnaround is defined as an idle bit time inserted between the Register Address field and the Data field. To avoid contention during a read transaction, no device shall actively drive the MDIO signal during the first bit of Turnaround. The addressed DP83848I drives the MDIO with a zero for the second bit of turnaround and follows this with the required data. Figure 4 shows the timing relationship between MDC and the MDIO as driven/received by the Station (STA) and the DP83848I (PHY) for a typical register read access.

For write transactions, the station management entity writes data to the addressed DP83848I thus eliminating the requirement for MDIO Turnaround. The Turnaround time is filled by the management entity by inserting <10>. Figure 5 shows the timing relationship for a typical MII register write access.

www.national.com



#### 3.4.3 Serial Management Preamble Suppression

The DP83848I supports a Preamble Suppression mode as indicated by a one in bit 6 of the Basic Mode Status Register (BMSR, address 01h.) If the station management entity (i.e. MAC or other management controller) determines that all PHYs in the system support Preamble Suppression by returning a one in this bit, then the station management entity need not generate preamble for each management transaction.

The DP83848I requires a single initialization sequence of 32 bits of preamble following hardware/software reset. This

requirement is generally met by the mandatory pull-up resistor on MDIO in conjunction with a continuous MDC, or the management access made to determine whether Preamble Suppression is supported.

While the DP83848I requires an initial preamble sequence of 32 bits for management initialization, it does not require a full 32-bit sequence between each subsequent transaction. A *minimum of one idle bit between management transactions is required* as specified in the IEEE 802.3u specification.

#### 4.0 Architecture

This section describes the operations within each transceiver module, 100BASE-TX and 10BASE-T. Each operation consists of several functional blocks and described in the following:

- 100BASE-TX Transmitter
- 100BASE-TX Receiver
- 10BASE-T Transceiver Module

#### 4.1 100BASE-TX TRANSMITTER

The 100BASE-TX transmitter consists of several functional blocks which convert synchronous 4-bit nibble data, as provided by the MII, to a scrambled MLT-3 125 Mb/s serial data stream. Because the 100BASE-TX TP-PMD is integrated, the differential output pins, PMD Output Pair, can be directly routed to the magnetics.

The block diagram in Figure 6. provides an overview of each functional block within the 100BASE-TX transmit section.

The Transmitter section consists of the following functional blocks:

- Code-group Encoder and Injection block
- Scrambler block (bypass option)
- NRZ to NRZI encoder block
- Binary to MLT-3 converter / Common Driver

The bypass option for the functional blocks within the 100BASE-TX transmitter provides flexibility for applications where data conversion is not always required. The DP83848I implements the 100BASE-TX transmit state machine diagram as specified in the IEEE 802.3u Standard, Clause 24.




Figure 6. 100BASE-TX Transmit Block Diagram

#### Table 6. 4B5B CCode-group Encoding and Injection

ATA CODES		
0	11110	0000
1	01001	0001
2	10100	0010
3	10101	0011
4	01010	0100
5	01011	0101
6	01110	0110
7	01111	0111
8	10010	1000
9	10011	1001
А	10110	1010
В	10111	1011
С	11010	1100
D	11011	1101
E	11100	1110
F	11101	1111
DLE AND CONTROL CO	DES	
Н	00100	HALT code-group - Error code
I	11111	Inter-Packet IDLE - 0000 (Note 1)
J	11000	First Start of Packet - 0101 (Note 1)
К	10001	Second Start of Packet - 0101 (Note 1)
Т	01101	First End of Packet - 0000 (Note 1)
R	00111	Second End of Packet - 0000 (Note 1)
NVALID CODES		
V	00000	
V	00001	
V	00010	
V	00011	
V	00101	
V	00110	
V	01000	
V	01100	

Note: Control code-groups I, J, K, T and R in data fields will be mapped as invalid codes, together with RX\_ER asserted.

The code-group encoder converts 4-bit (4B) nibble data generated by the MAC into 5-bit (5B) code-groups for transmission. This conversion is required to allow control data to be combined with packet data code-groups. Refer to Table 5 for 4B to 5B code-group mapping details.

The code-group encoder substitutes the first 8-bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmission. The code-group encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of Transmit Enable signal from the MAC, the code-group encoder injects the T/R at the media connector and on the twisted pair cable (for

code-group pair (01101 00111) indicating the end of the frame.

After the T/R code-group pair, the code-group encoder continuously injects IDLEs into the transmit data stream until the next transmit packet is detected (reassertion of Transmit Enable).

#### 4.1.1 Scrambler

The scrambler is required to control the radiated emissions

100BASE-TX applications). By scrambling the data, the total energy launched onto the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels at the PMD and on the cable could peak beyond FCC limitations at frequencies related to repeating 5B sequences (i.e., continuous transmission of IDLEs).

The scrambler is configured as a closed loop linear feedback shift register (LFSR) with an 11-bit polynomial. The output of the closed loop LFSR is X-ORd with the serial NRZ data from the code-group encoder. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at certain frequencies by as much as 20 dB. The DP83848I uses the PHY\_ID (pins PHYAD [4:0]) to set a unique seed value.

#### 4.1.2 NRZ to NRZI Encoder

After the transmit data stream has been serialized and scrambled, the data must be NRZI encoded in order to comply with the TP-PMD standard for 100BASE-TX transmission over Category-5 Unshielded twisted pair cable.

#### 4.1.3 Binary to MLT-3 Convertor

The Binary to MLT-3 conversion is accomplished by converting the serial binary data stream output from the NRZI encoder into two binary data streams with alternately phased logic one events. These two binary streams are then fed to the twisted pair output driver which converts the voltage to current and alternately drives either side of the transmit transformer primary winding, resulting in a MLT-3 signal.

The 100BASE-TX MLT-3 signal sourced by the PMD Output Pair common driver is slew rate controlled. This should be considered when selecting AC coupling magnetics to ensure TP-PMD Standard compliant transition times (3 ns < Tr < 5 ns).

The 100BASE-TX transmit TP-PMD function within the DP83848I is capable of sourcing only MLT-3 encoded data. Binary output from the PMD Output Pair is not possible in 100 Mb/s mode.

#### 4.2 100BASE-TX RECEIVER

The 100BASE-TX receiver consists of several functional blocks which convert the scrambled MLT-3 125 Mb/s serial data stream to synchronous 4-bit nibble data that is provided to the MII. Because the 100BASE-TX TP-PMD is integrated, the differential input pins, RD±, can be directly routed from the AC coupling magnetics.

See Figure 7 for a block diagram of the 100BASE-TX receive function. This provides an overview of each functional block within the 100BASE-TX receive section.

The Receive section consists of the following functional blocks:

- Analog Front End
- Digital Signal Processor
- Signal Detect
- MLT-3 to Binary Decoder
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B/5B Decoder
- Link Integrity Monitor
- Bad SSD Detection

#### 4.2.1 Analog Front End

In addition to the Digital Equalization and Gain Control, the DP83848I includes Analog Equalization and Gain Control in the Analog Front End. The Analog Equalization reduces the amount of Digital Equalization required in the DSP.

#### 4.2.2 Digital Signal Processor

The Digital Signal Processor includes Adaptive Equalization with Gain Control and Base Line Wander Compensation.




Figure 7. 100BASE-TX Receive Block Diagram

DP838481

#### 4.2.2.1 Digital Adaptive Equalization and Gain Control

When transmitting data at high speeds over copper twisted pair cable, frequency dependent attenuation becomes a concern. In high-speed twisted pair signalling, the frequency content of the transmitted signal can vary greatly during normal operation based primarily on the randomness of the scrambled data stream. This variation in signal attenuation caused by frequency variations must be compensated to ensure the integrity of the transmission.


In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation, requires significant compensation which will over-compensate for shorter, less attenuating lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. The compensation or equalization must be adapted as the compensation or equalization must be adapted as the cable length of the cables.

tive to ensure proper conditioning of the received signal independent of the cable length.


The DP83848I utilizes an extremely robust equalization scheme referred as 'Digital Adaptive Equalization.'

The Digital Equalizer removes ISI (inter symbol interference) from the receive data stream by continuously adapting to provide a filter with the inverse frequency response of the channel. Equalization is combined with an adaptive gain control stage. This enables the receive 'eye pattern' to be opened sufficiently to allow very reliable data recovery.

The curves given in Figure 8 illustrate attenuation at certain frequencies for given cable lengths. This is derived from the worst case frequency vs. attenuation figures as specified in the EIA/TIA Bulletin TSB-36. These curves indicate the significant variations in signal attenuation that must be compensated for by the receive adaptive equalization circuit.



DP83848



The DP83848I is completely ANSI TP-PMD compliant and includes Base Line Wander (BLW) compensation. The BLW compensation block can successfully recover the TP-PMD defined "killer" pattern.

BLW can generally be defined as the change in the average DC content, relatively short period over time, of an AC coupled digital transmission over a given transmission medium. (i.e., copper wire).

BLW results from the interaction between the low frequency components of a transmitted bit stream and the frequency response of the AC coupling component(s) within the transmission system. If the low frequency content of the digital bit stream goes below the low frequency pole of the AC coupling transformers then the droop characteristics of the transformers will dominate resulting in potentially serious BLW.

The digital oscilloscope plot provided in Figure 9 illustrates the severity of the BLW event that can theoretically be generated during 100BASE-TX packet transmission. This event consists of approximately 800 mV of DC offset for a period of 120  $\mu$ s. Left uncompensated, events such as this can cause packet loss.

#### 4.2.3 Signal Detect

The signal detect function of the DP83848I is incorporated to meet the specifications mandated by the ANSI FDDI TP-

PMD Standard as well as the IEEE 802.3 100BASE-TX Standard for both voltage thresholds and timing parameters.

Note that the reception of normal 10BASE-T link pulses and fast link pulses per IEEE 802.3u Auto-Negotiation by the 100BASE-TX receiver do not cause the DP83848I to assert signal detect.

#### 4.2.4 MLT-3 to NRZI Decoder

The DP83848I decodes the MLT-3 information from the Digital Adaptive Equalizer block to binary NRZI data.

#### 4.2.5 NRZI to NRZ

In a typical application, the NRZI to NRZ decoder is required in order to present NRZ formatted data to the descrambler.

#### 4.2.6 Serial to Parallel

The 100BASE-TX receiver includes a Serial to Parallel converter which supplies 5-bit wide data symbols to the PCS Rx state machine.

#### 4.2.7 Descrambler

DP83848

A serial descrambler is used to de-scramble the received NRZ data. The descrambler has to generate an identical data scrambling sequence (N) in order to recover the original unscrambled data (UD) from the scrambled data (SD) as represented in the equations:

$$SD= (UD \oplus N)$$
$$UD= (SD \oplus N)$$

Synchronization of the descrambler to the original scrambling sequence (N) is achieved based on the knowledge that the incoming scrambled data stream consists of scrambled IDLE data. After the descrambler has recognized 12 consecutive IDLE code-groups, where an unscrambled IDLE code-group in 5B NRZ is equal to five consecutive ones (11111), it will synchronize to the receive data stream and generate unscrambled data in the form of unaligned 5B code-groups.

In order to maintain synchronization, the descrambler must continuously monitor the validity of the unscrambled data that it generates. To ensure this, a line state monitor and a hold timer are used to constantly monitor the synchronization status. Upon synchronization of the descrambler the hold timer starts a 722  $\mu$ s countdown. Upon detection of sufficient IDLE code-groups (58 bit times) within the 722  $\mu$ s period, the hold timer will reset and begin a new countdown. This monitoring operation will continue indefinitely given a properly operating network connection with good signal integrity. If the line state monitor does not recognize sufficient unscrambled IDLE code-groups within the 722  $\mu$ s period, the entire descrambler will be forced out of the current state of synchronization and reset in order to reacquire synchronization.

#### 4.2.8 Code-group Alignment

The code-group alignment module operates on unaligned 5-bit data from the descrambler (or, if the descrambler is bypassed, directly from the NRZI/NRZ decoder) and converts it into 5B code-group data (5 bits). Code-group alignment occurs after the J/K code-group pair is detected. Once the J/K code-group pair (11000 10001) is detected, subsequent data is aligned on a fixed boundary.

#### 4.2.9 4B/5B Decoder

The code-group decoder functions as a look up table that translates incoming 5B code-groups into 4B nibbles. The code-group decoder first detects the J/K code-group pair preceded by IDLE code-groups and replaces the J/K with MAC preamble. Specifically, the J/K 10-bit code-group pair is replaced by the nibble pair (0101 0101). All subsequent 5B code-groups are converted to the corresponding 4B nibbles for the duration of the entire packet. This conversion ceases upon the detection of the T/R code-group pair denoting the End of Stream Delimiter (ESD) or with the reception of a minimum of two IDLE code-groups.

#### 4.2.10 100BASE-TX Link Integrity Monitor

The 100 Base TX Link monitor ensures that a valid and stable link is established before enabling both the Transmit and Receive PCS layer.

Signal detect must be valid for 395us to allow the link monitor to enter the 'Link Up' state, and enable the transmit and receive functions.

#### 4.2.11 Bad SSD Detection

A Bad Start of Stream Delimiter (Bad SSD) is any transition from consecutive idle code-groups to non-idle code-groups which is not prefixed by the code-group pair /J/K.

If this condition is detected, the DP83848I will assert  $RX\_ER$  and present RXD[3:0] = 1110 to the MII for the cycles that correspond to received 5B code-groups until at least two IDLE code groups are detected. In addition, the False Carrier Sense Counter register (FCSCR) will be incremented by one.

Once at least two IDLE code groups are detected, RX\_ER and CRS become de-asserted.

#### 4.3 10BASE-T TRANSCEIVER MODULE

The 10BASE-T Transceiver Module is IEEE 802.3 compliant. It includes the receiver, transmitter, collision, heartbeat, loopback, jabber, and link integrity functions, as defined in the standard. An external filter is not required on the 10BASE-T interface since this is integrated inside the DP83848I. This section focuses on the general 10BASE-T system level operation.

#### 4.3.1 Operational Modes

The DP83848I has two basic 10BASE-T operational modes:

- Half Duplex mode
- Full Duplex mode

#### Half Duplex Mode

In Half Duplex mode the DP83848I functions as a standard IEEE 802.3 10BASE-T transceiver supporting the CSMA/CD protocol.

#### **Full Duplex Mode**

In Full Duplex mode the DP83848I is capable of simultaneously transmitting and receiving without asserting the collision signal. The DP83848I's 10 Mb/s ENDEC is designed to encode and decode simultaneously.

#### 4.3.2 Smart Squelch

The smart squelch is responsible for determining when valid data is present on the differential receive inputs. The DP83848I implements an intelligent receive squelch to ensure that impulse noise on the receive inputs will not be mistaken for a valid signal. Smart squelch operation is independent of the 10BASE-T operational mode.

The squelch circuitry employs a combination of amplitude and timing measurements (as specified in the IEEE 802.3 10BSE-T standard) to determine the validity of data on the twisted pair inputs (refer to Figure 10).

The signal at the start of a packet is checked by the smart squelch and any pulses not exceeding the squelch level (either positive or negative, depending upon polarity) will be rejected. Once this first squelch level is overcome correctly, the opposite squelch level must then be exceeded

within 150 ns. Finally the signal must again exceed the original squelch level within a 150 ns to ensure that the input waveform will not be rejected. This checking procedure results in the loss of typically three preamble bits at the beginning of each packet.

Only after all these conditions have been satisfied will a control signal be generated to indicate to the remainder of the circuitry that valid data is present. At this time, the smart squelch circuitry is reset.

Valid data is considered to be present until the squelch level has not been generated for a time longer than 150 ns, indicating the End of Packet. Once good data has been detected, the squelch levels are reduced to minimize the effect of noise causing premature End of Packet detection.




Figure 10. 10BASE-T Twisted Pair Smart Squelch Operation

#### 4.3.3 Collision Detection and SQE

When in Half Duplex, a 10BASE-T collision is detected when the receive and transmit channels are active simultaneously. Collisions are reported by the COL signal on the MII. Collisions are also reported when a jabber condition is detected.

The COL signal remains set for the duration of the collision. If the PHY is receiving when a collision is detected it is reported immediately (through the COL pin).

When heartbeat is enabled, approximately 1  $\mu$ s after the transmission of each packet, a Signal Quality Error (SQE) signal of approximately 10-bit times is generated to indicate successful transmission. SQE is reported as a pulse on the COL signal of the MII.

The SQE test is inhibited when the PHY is set in full duplex mode. SQE can also be inhibited by setting the HEARTBEAT\_DIS bit in the 10BTSCR register.

#### 4.3.4 Carrier Sense

Carrier Sense (CRS) may be asserted due to receive activity once valid data is detected via the squelch function.

For 10 Mb/s Half Duplex operation, CRS is asserted during either packet transmission or reception.

For 10 Mb/s Full Duplex operation, CRS is asserted only during receive activity.

CRS is deasserted following an end of packet.

#### 4.3.5 Normal Link Pulse Detection/Generation

The link pulse generator produces pulses as defined in the IEEE 802.3 10BASE-T standard. Each link pulse is nominally 100 ns in duration and transmitted every 16 ms in the absence of transmit data.

Link pulses are used to check the integrity of the connection with the remote end. If valid link pulses are not received, the link detector disables the 10BASE-T twisted pair transmitter, receiver and collision detection functions.

When the link integrity function is disabled (FORCE\_LINK\_10 of the 10BTSCR register), a good link is forced and the 10BASE-T transceiver will operate regardless of the presence of link pulses.

#### 4.3.6 Jabber Function

The jabber function monitors the DP83848I's output and disables the transmitter if it attempts to transmit a packet of longer than legal size. A jabber timer monitors the transmitter and disables the transmission if the transmitter is active for approximately 85 ms.

Once disabled by the Jabber function, the transmitter stays disabled for the entire time that the ENDEC module's internal transmit enable is asserted. This signal has to be deasserted for approximately 500 ms (the "unjab" time) before the Jabber function re-enables the transmit outputs.

The Jabber function is only relevant in 10BASE-T mode.

#### 4.3.7 Automatic Link Polarity Detection and Correction

The DP83848I's 10BASE-T transceiver module incorporates an automatic link polarity detection circuit. When three consecutive inverted link pulses are received, bad polarity is reported.

A polarity reversal can be caused by a wiring error at either end of the cable, usually at the Main Distribution Frame (MDF) or patch panel in the wiring closet.

The bad polarity condition is latched in the 10BTSCR register. The DP83848I's 10BASE-T transceiver module corrects for this error internally and will continue to decode received data correctly. This eliminates the need to correct the wiring error immediately.

#### 4.3.8 Transmit and Receive Filtering

External 10BASE-T filters are not required when using the DP83848I, as the required signal conditioning is integrated into the device.

Only isolation transformers and impedance matching resistors are required for the 10BASE-T transmit and receive interface. The internal transmit filtering ensures that all the harmonics in the transmit signal are attenuated by at least 30 dB.

#### 4.3.9 Transmitter

The encoder begins operation when the Transmit Enable input (TX\_EN) goes high and converts NRZ data to preemphasized Manchester data for the transceiver. For the duration of TX\_EN, the serialized Transmit Data (TXD) is encoded for the transmit-driver pair (PMD Output Pair). TXD must be valid on the rising edge of Transmit Clock (TX\_CLK). Transmission ends when TX\_EN deasserts. The last transition is always positive; it occurs at the center of the bit cell if the last bit is a one, or at the end of the bit cell if the last bit is a zero.

#### 4.3.10 Receiver


The decoder detects the end of a frame when no additional mid-bit transitions are detected. Within one and a half bit times after the last bit, carrier sense is de-asserted. Receive clock stays active for five more bit times after CRS goes low, to guarantee the receive timings of the controller.

#### 5.0 Design Guidelines

#### 5.1 TPI Network Circuit

Figure 11 shows the recommended circuit for a 10/100 Mb/s twisted pair interface. To the right is a partial list of recommended transformers. It is important that the user realize that variations with PCB and component character-istics requires that the application be tested to ensure that the circuit meets the requirements of the intended application.

Pulse H1102 Pulse H2019 Pulse J0011D21 Pulse J0011D21B



#### 5.2 ESD Protection

Typically, ESD precautions are predominantly in effect when handling the devices or board before being installed in a system. In those cases, strict handling procedures need be implemented during the manufacturing process to greatly reduce the occurrences of catastrophic ESD events. After the system is assembled, internal components are less sensitive from ESD events.

See Section 8.0 for ESD rating.

#### 5.3 Clock In (X1) Requirements

The DP83848I supports an external CMOS level oscillator source or a crystal resonator device.

#### Oscillator

If an external clock source is used, X1 should be tied to the clock source and X2 should be left floating.

Specifications for CMOS oscillators: 25 MHz in MII Mode and 50 MHz in RMII Mode are listed in Table 7 and Table 8.

#### Crystal

A 25 MHz, parallel, 20 pF load crystal resonator should be used if a crystal source is desired. Figure 12 shows a typical connection for a crystal resonator circuit. The load capacitor values will vary with the crystal vendors; check with the vendor for the recommended loads.

The oscillator circuit is designed to drive a parallel resonance AT cut crystal with a minimum drive level of  $100\mu$ W and a maximum of  $500\mu$ W. If a crystal is specified for a lower drive level, a current limiting resistor should be placed in series between X2 and the crystal.

As a starting point for evaluating an oscillator circuit, if the requirements for the crystal are not known,  $C_{L1}$  and  $C_{L2}$  should be set at 33 pF, and  $R_1$  should be set at  $0\Omega$ .

Specification for 25 MHz crystal are listed in Table 9.




Figure 12. Crystal Oscillator Circuit

Parameter	Min	Тур	Max	Units	Condition
Frequency		25		MHz	
Frequency			<u>+</u> 50	ppm	Operational Temperature
Tolerance					
Frequency			<u>+</u> 50	ppm	1 year aging
Stability					
Rise / Fall Time			6	nsec	20% - 80%
Jitter			800 <sup>1</sup>	psec	Short term
Jitter			800 <sup>1</sup>	psec	Long term
Symmetry	40%		60%		Duty Cycle

#### Table 7. 25 MHz Oscillator Specification

Refer to AN-1548, "PHYTER 100 Base-TX Reference Clock Jitter Tolerance," for details on jitter performance.

Parameter	Min	Тур	Max	Units	Condition
Frequency		50		MHz	
Frequency			<u>+</u> 50	ppm	Operational Temperature
Tolerance					
Frequency			<u>+</u> 50	ppm	Operational Temperature
Stability					
Rise / Fall Time			6	nsec	20% - 80%
Jitter			800 <sup>1</sup>	psec	Short term
Jitter			800 <sup>1</sup>	psec	Long term
Symmetry	40%		60%		Duty Cycle

This limit is provided as a guideline for component selection and to guaranteed by production testing. Refer to AN-1548, "PHYTER 100 Base-TX Reference Clock Jitter Tolerance," for details on jitter performance.

Table 9.	25 MHz	Crystal S	pecification
----------	--------	-----------	--------------

Parameter	Min	Тур	Max	Units	Condition
Frequency		25		MHz	
Frequency Tolerance			<u>+</u> 50	ppm	Operational Temperature
Frequency Stability			<u>+</u> 50	ppm	1 year aging
Load Capacitance	25		40	pF	

#### 5.4 Power Feedback Circuit

To ensure correct operation for the DP83848I, parallel caps with values of 10  $\mu$ F (Tantalum) and 0.1  $\mu$ F should be placed close to pin 23 (**PFBOUT**) of the device.

Pin 18 (**PFBIN1**) and pin 37 (**PFBIN2**) must be connected to pin 23 (**PFBOUT**), each pin requires a small capacitor (.1  $\mu$ F). See Figure 13 below for proper connections.




Figure 13. Power Feeback Connection

#### 5.5 Power Down/Interrupt

The Power Down and Interrupt functions are multiplexed on pin 7 of the device. By default, this pin functions as a power down input and the interrupt function is disabled. Setting bit 0 (INT\_OE) of MICR (0x11h) will configure the pin as an active low interrupt output.

#### 5.5.1 Power Down Control Mode

The PWR\_DOWN/INT pin can be asserted low to put the device in a Power Down mode. This is equivalent to setting bit 11 (Power Down) in the Basic Mode Control Register, BMCR (0x00h). An external control signal can be used to drive the pin low, overcoming the weak internal pull-up resistor. Alternatively, the device can be configured to initialize into a Power Down state by use of an external pull-down resistor on the PWR\_DOWN/INT pin. Since the device will still respond to management register accesses, setting the INT\_OE bit in the MICR register will disable the PWR\_DOWN/INT input, allowing the device to exit the Power Down state.

#### 5.5.2 Interrupt Mechanisms

The interrupt function is controlled via register access. All interrupt sources are disabled by default. Setting bit 1 (INTEN) of MICR (0x11h) will enable interrupts to be output, dependent on the interrupt mask set in the lower byte of the MISR (0x12h). The PWR\_DOWN/INT pin is asynchronously asserted low when an interrupt condition occurs. The source of the interrupt can be determined by reading the upper byte of the MISR. One or more bits in the

MISR will be set, denoting all currently pending interrupts. 5.6 Energy Detect Mode Reading of the MISR clears ALL pending interrupts.

Example: To generate an interrupt on a change of link status or on a change of energy detect power state, the steps would be:

- Write 0003h to MICR to set INTEN and INT OE
- Write 0060h to MISR to set ED INT EN and LINK INT EN
- Monitor PWR DOWN/INT pin

When PWR DOWN/INT pin asserts low, user would read the MISR register to see if the ED INT or LINK INT bits are set, i.e. which source caused the interrupt. After reading the MISR, the interrupt bits should clear and the PWR\_DOWN/INT pin will deassert.

When Energy Detect is enabled and there is no activity on the cable, the DP83848I will remain in a low power mode while monitoring the transmission line. Activity on the line will cause the DP83848I to go through a normal power up sequence. Regardless of cable activity, the DP83848I will occasionally wake up the transmitter to put ED pulses on the line, but will otherwise draw as little power as possible. Energy detect functionality is controlled via register Energy Detect Control (EDCR), address 0x1Dh.

#### 6.0 Reset Operation

The DP83848I includes an internal power-on reset (POR) function and does not need to be explicitly reset for normal operation after power up. If required during normal operation, the device can be reset by a hardware or software reset.

#### 6.1 Hardware Reset

A hardware reset is accomplished by applying a low pulse (TTL level), with a duration of at least 1  $\mu$ s, to the RESET\_N. This will reset the device such that all registers will be reinitialized to default values and the hardware con-

figuration values will be re-latched into the device (similar to the power-up/reset operation).

#### 6.2 Software Reset

A software reset is accomplished by setting the reset bit (bit 15) of the Basic Mode Control Register (BMCR). The period from the point in time when the reset bit is set to the point in time when software reset has concluded is approximately 1  $\mu$ s.

The software reset will reset the device such that all registers will be reset to default values and the hardware configuration values will be maintained. Software driver code must wait 3  $\mu$ s following a software reset before allowing further serial MII operations with the DP83848I.

### 7.0 Register Block

## DP83848I

#### Table 10. Register Map

			Table 10	. Register Map
Of	fset	Access	Tog	Description
Hex	Decimal	Access	Тад	Description
00h	0	RW	BMCR	Basic Mode Control Register
01h	1	RO	BMSR	Basic Mode Status Register
02h	2	RO	PHYIDR1	PHY Identifier Register #1
03h	3	RO	PHYIDR2	PHY Identifier Register #2
04h	4	RW	ANAR	Auto-Negotiation Advertisement Register
05h	5	RW	ANLPAR	Auto-Negotiation Link Partner Ability Register (Base Page)
05h	5	RW	ANLPARNP	Auto-Negotiation Link Partner Ability Register (Next Page)
06h	6	RW	ANER	Auto-Negotiation Expansion Register
07h	7	RW	ANNPTR	Auto-Negotiation Next Page TX
08h-Fh	8-15	RW	RESERVED	RESERVED
			Extend	ded Registers
10h	16	RO	PHYSTS	PHY Status Register
11h	17	RW	MICR	MII Interrupt Control Register
12h	18	RO	MISR	MII Interrupt Status Register
13h	19	RW	RESERVED	RESERVED
14h	20	RO	FCSCR	False Carrier Sense Counter Register
15h	21	RO	RECR	Receive Error Counter Register
16h	22	RW	PCSR	PCS Sub-Layer Configuration and Status Register
17h	23	RW	RBR	RMII and Bypass Register
18h	24	RW	LEDCR	LED Direct Control Register
19h	25	RW	PHYCR	PHY Control Register
1Ah	26	RW	10BTSCR	10Base-T Status/Control Register
1Bh	27	RW	CDCTRL1	CD Test Control Register and BIST Extensions Register
1Ch	28	RW	RESERVED	RESERVED
1Dh	29	RW	EDCR	Energy Detect Control Register
1Eh-1Fh	30-31	RW	RESERVED	RESERVED

					Tabl	Table 11. F	Register Table	r Table										
Register Name	Addr	Tag	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Basic Mode Control Register	400	BMCR	Reset	Loop- back	Speed Selection	Auto- Neg Enable	Power Down	Isolate	Restart Auto- Neg	Duplex Mode	Collision Test	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
Basic Mode Status Register	01h	BMSR	100Base -T4	100Base -TX FDX	100Base -TX HDX	10Base- T FDX	10Base- T HDX	Re- served	Re- served	Re- served	Re- served	MF Pre- amble Sup- press	Auto- Neg Com- plete	Remote Fault	Auto- Neg Ability	Link Status	Jabber Detect	Extend- ed Capa- bility
PHY Identifier Register 1	02h	РНУІDR 1	asm ino	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB	OUI MSB
PHY Identifier Register 2	03h	PHYIDR 2	OUI LSB	OUI LSB	OUI LSB	OUI LSB	OUI LSB	OUI LSB							MDL_ REV	MDL_ REV	MDL_ REV	MDL_ REV
Auto-Negotiation Advertisement Register	04h	ANAR	Next Page Ind	Re- served	Remote Fault	Re- served	ASM_DI R	PAUSE	Т4	TX_FD	тх	10_FD	10	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection
Auto-Negotiation Link Partner Ability Regis- ter (Base Page)	05h	ANLPAR	Next Page Ind	ACK	Remote Fault	Re- served	ASM_DI R	PAUSE	T4	TX_FD	ТХ	10_FD	10	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection	Protocol Selection
Auto-Negotiation Link Partner Ability Regis-	05h	AN- LPARNP	Next Page Ind	ACK	Mes- sage Page	ACK2	Toggle	Code	Code	Code	Code	Code	Code	Code	Code	Code	Code	Code
Auto-Negotiation Expansion Register	06h	ANER	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	PDF	LP_NP_ ABLE		PAGE_ RX	LP_AN_ ABLE
Auto-Negotiation Next Page TX Register	07h	ANNPTR	Next Page Ind	Re- served	Mes- sage Page	ACK2	TOG_TX	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE	CODE
RESERVED	08-0fh	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
					EXT	EXTENDED	<b>D REGISTER</b>	STERS										
PHY Status Register	10h	PHYSTS	Re- served	MDI-X mode	Rx Err Latch	Polarity Status	False Carrier Sense	Signal Detect	De- scram Lock	Page Receive	MII Inter- rupt	Remote Fault	Jabber Detect	Auto- Neg Com- plete	Loop- back Sta- tus	Duplex Status	Speed Status	Link Status
MII Interrupt Control Register	11h	MICR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	TINT	INTEN	INT_OE
MII Interrupt Status and Misc. Control Reg- ister	12h	MISR	Re- served	ED_INT		SPD_IN T		ANC_IN	FHF_INT	RHF_IN T	Re- served	UNMSK_		UNMSK_ JAB	UNMSK_ RF	UNMSK_ ANC	UNMSK_	UNMSK_RHF
RESERVED	13h	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
False Carrier Sense Counter Register	14h	FCSCR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT	FCSCNT
Receive Error Counter Register	15h	RECR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT	RXER- CNT
PCS Sub-Layer Configuration and Status Register	16h	PCSR	Re- served	Re- served	Re- served	BYP_4B 5B	Re- served	TQ_EN	SD_FOR CE_PMA	SD_ OPTION	DESC_T IME	Re- served	FORCE_ 100_OK	Re- served	Re- served	NRZIBYPASS	SCRAM_ BYPASS	DE SCRAM_ BYPASS

# DP838481

					Tabl	e 11. R	Table 11. Register Table	r Table										
Register Name	Addr	Tag	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RMII and Bypass Register	17h	RBR	Re- served	Re- served	Re- served s	Re- served s	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served		RMILRE F	X_OVF _STS	RX_UNF I _STS	RX_RD_F PTR[1]	RX_RD_ PTR[0]
LED Direct Control Register	18h	LEDCR	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	DRV_SP I	DRV_LN	DRV_AC TLED	SPDLED 1	/ INKLED	ACTLED
PHY Control Register	19h	РНҮСК			PAUSE_ F	PAUSE_ TX	BIST_fe	PSR_15	BISTE	BIST_ST ART	BP_STR ETCH	LED	LED_ CNFG[0]	PHY ADDR	PHY ADDR	РНҮ ADDR	PHY ADDR	PHY ADDR
10Base-T Status/Control Register	1Ah	10BT_S ERIAL	10BT_S ERIAL	REJECT 100 BASE T	ERROR RANGE	ERROR ( RANGE	SQUELC SQUELC LOOPBA I H H CK_10_ DIS	anerc (	H H	LOOPBA CK_10_ DIS	P_DIS	FORC_ LINK_10	Re- served	POLARI- TY	Re- served	Re- served	HEART_ , DIS	
CD Test Control and BIST Extensions Reg- <sup>1Bh</sup> ister		CDCTRL 1	CDCTRL BIST_ER E 1 ROR_C OUNT	ROR_C F	BIST_ER E	BIST_ER ER ROR_C	BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER BIST_ER ROR_C ROR_C ROR_C ROR_C ROR_C ROR_C ROR_C OUNT OUNT OUNT OUNT OUNT OUNT OUNT	BIST_ER E	BIST_ER ROR_C OUNT	BIST_ER ROR_C OUNT	Re- served	Re- served	BIST_C ONT_M ODE	CDPattE N_10	Re- served	10Meg_ Patt_Ga p	CDPatt-	CDPatt- Sel
RESERVED	1Ch	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served
Energy Detect Control Register	1Dh	EDCR	ED_EN		ED_AUT_E 0_DOW N	ED_MAN	ED_AUT ED_AUT ED_AUT ED_BUR ED_BUR CD_W O_UP 0_DOW ST_DIS R_STAT		ED_ERR I	ED_DAT R A_MET					ED_ERR ED_DAT ED_ERR ED_ERR ED_ERR ED_ERR ED_DAT ED_DAT ED_DAT ED_DAT 	ED_DAT	ED_DAT ED_DAT A_COUN A_COUN T	ED_DAT
RESERVED	1Eh-1Fh	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served	Re- served

#### 7.1 Register Definition

In the register definitions under the 'Default' heading, the following definitions hold true:

- RW=Read Write access
- SC=Register sets on event occurrence and Self-Clears when event ends
- RW/SC =Read Write access/Self Clearing bit
- RO=Read Only access
- COR = Clear on Read
- RO/COR=Read Only, Clear on Read
- RO/P=Read Only, Permanently set to a default value
- LL=Latched Low and held until read, based upon the occurrence of the corresponding event
- LH=Latched High and held until read, based upon the occurrence of the corresponding event

#### 7.1.1 Basic Mode Control Register (BMCR)

Table 12.	<b>Basic Mode Control</b>	Register (B	BMCR), address (	)x00
-----------	---------------------------	-------------	------------------	------

Bit	Bit Name	Default	Description
15	Reset	0, RW/SC	Reset:
			1 = Initiate software Reset / Reset in Process.
			0 = Normal operation.
			This bit, which is self-clearing, returns a value of one until the reset process is complete. The configuration is re-strapped.
14	Loopback	0, RW	Loopback:
			1 = Loopback enabled.
			0 = Normal operation.
			The loopback function enables MII transmit data to be routed to the MI receive data path.
			Setting this bit may cause the descrambler to lose synchronization and produce a 500 $\mu$ s "dead time" before any valid data will appear at the MII receive outputs.
13	Speed Selection	Strap, RW	Speed Select:
			When auto-negotiation is disabled writing to this bit allows the port speed to be selected.
			1 = 100 Mb/s.
			0 = 10 Mb/s.
12	Auto-Negotiation	Strap, RW	Auto-Negotiation Enable:
	Enable		Strap controls initial value at reset.
			1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ignored when this bit is set.
			0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port spee and duplex mode.
11	Power Down	0, RW	Power Down:
			1 = Power down.
			0 = Normal operation.
			Setting this bit powers down the PHY. Only the register block is en- abled during a power down condition. This bit is OR'd with the input from the PWR_DOWN/INT pin. When the active low PWR_DOWN/INT pin is asserted, this bit will be set.
10	Isolate	0, RW	Isolate:
			1 = Isolates the Port from the MII with the exception of the serial man agement.
			0 = Normal operation.
9	Restart Auto-	0, RW/SC	Restart Auto-Negotiation:
	Negotiation		1 = Restart Auto-Negotiation. Re-initiates the Auto-Negotiation process. If Auto-Negotiation is disabled (bit $12 = 0$ ), this bit is ignored. This bit is self-clearing and will return a value of 1 until Auto-Negotiation is initiated, whereupon it will self-clear. Operation of the Auto-Negotiation process is not affected by the management entity clearing this bit.
			0 = Normal operation.
8	Duplex Mode	Strap, RW	Duplex Mode:
			When auto-negotiation is disabled writing to this bit allows the port Deplex capability to be selected.
			1 = Full Duplex operation.
			0 = Half Duplex operation.

Bit	Bit Name	Default	Description
7	Collision Test	0, RW	Collision Test:
			1 = Collision test enabled.
			0 = Normal operation.
			When set, this bit will cause the COL signal to be asserted in respons to the assertion of TX_EN within 512-bit times. The COL signal will b de-asserted within 4-bit times in response to the de-assertion of TX_EN.
6:0	RESERVED	0, RO	RESERVED: Write ignored, read as 0.

#### 7.1.2 Basic Mode Status Register (BMSR)

Bit	Bit Name	3. Basic Mod	Description
15	100BASE-T4	0, RO/P	100BASE-T4 Capable:
10		0,11011	0 = Device not able to perform 100BASE-T4 mode.
14	100BASE-TX	1, RO/P	100BASE-TX Full Duplex Capable:
	Full Duplex	1,11011	1 = Device able to perform 100BASE-TX in full duplex mode.
13	100BASE-TX	1, RO/P	100BASE-TX Half Duplex Capable:
10	Half Duplex	1, 10/1	1 = Device able to perform 100BASE-TX in half duplex mode.
12	10BASE-T	1, RO/P	10BASE-T Full Duplex Capable:
12	Full Duplex	1, 10/1	1 = Device able to perform 10BASE-T in full duplex mode.
11	10BASE-T	1, RO/P	10BASE-T Half Duplex Capable:
	Half Duplex	1, 10/1	1 = Device able to perform 10BASE-T in half duplex mode.
10:7	RESERVED	0, RO	<b>RESERVED:</b> Write as 0, read as 0.
-		-	
6	MF Preamble	1, RO/P	Preamble suppression Capable:
	Suppression		1 = Device able to perform management transaction with preamble suppressed, 32-bits of preamble needed only once after reset, invali opcode or invalid turnaround.
			0 = Normal management operation.
5	Auto-Negotiation Com-	0, RO	Auto-Negotiation Complete:
	plete		1 = Auto-Negotiation process complete.
			0 = Auto-Negotiation process not complete.
4	Remote Fault	0, RO/LH	Remote Fault:
			1 = Remote Fault condition detected (cleared on read or by reset). Fault criteria: Far End Fault Indication or notification from Link Part ner of Remote Fault.
			0 = No remote fault condition detected.
3	Auto-Negotiation Abili-	1, RO/P	Auto Negotiation Ability:
	ty		1 = Device is able to perform Auto-Negotiation.
			0 = Device is not able to perform Auto-Negotiation.
2	Link Status	0, RO/LL	Link Status:
			1 = Valid link established (for either 10 or 100 Mb/s operation).
			0 = Link not established.
			The criteria for link validity is implementation specific. The occurrenc of a link failure condition will causes the Link Status bit to clear. Onc cleared, this bit may only be set by establishing a good link conditio and a read via the management interface.
1	Jabber Detect	0, RO/LH	Jabber Detect: This bit only has meaning in 10 Mb/s mode.
			1 = Jabber condition detected.
			0 = No Jabber.
			This bit is implemented with a latching function, such that the occur rence of a jabber condition causes it to set until it is cleared by a rea to this register by the management interface or by a reset.
0	Extended Capability	1, RO/P	Extended Capability:
			1 = Extended register capabilities.
			0 = Basic register set capabilities only.

The PHY Identifier Registers #1 and #2 together form a unique identifier for the DP83848I. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY Identifier is intended to support network management. National's IEEE assigned OUI is 080017h.

#### 7.1.3 PHY Identifier Register #1 (PHYIDR1)

		Table	14. PHY Identifier	Register #1 (PHYIDR1), address 0x02
	Bit	Bit Name	Default	Description
-	15:0	—	0000>, RO/P	<b>OUI Most Significant Bits</b> : Bits 3 to 18 of the OUI (080017h) are stored in bits 15 to 0 of this register. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bits 1 and 2).

#### 7.1.4 PHY Identifier Register #2 (PHYIDR2)

#### Table 15. PHY Identifier Register #2 (PHYIDR2), address 0x03

Bit	Bit Name	Default	Description
15:10	OUI_LSB	<0101 11>, RO/P	OUI Least Significant Bits:
			Bits 19 to 24 of the OUI (080017h) are mapped from bits 15 to 10 of this register respectively.
9:4	VNDR_MDL	<00 1001>, RO/P	Vendor Model Number:
			The six bits of vendor model number are mapped from bits 9 to 4 (most significant bit to bit 9).
3:0	MDL_REV	<0000>, RO/P	Model Revision Number:
			Four bits of the vendor model revision number are mapped from bits 3 to 0 (most significant bit to bit 3). This field will be incremented for all major device changes.

#### 7.1.5 Auto-Negotiation Advertisement Register (ANAR)

This register contains the advertised abilities of this device as they will be transmitted to its link partner during Auto-Negotiation.

Bit	Bit Name	Default	Description
15	NP	0, RW	Next Page Indication:
			0 = Next Page Transfer not desired.
			1 = Next Page Transfer desired.
14	RESERVED	0, RO/P	RESERVED by IEEE: Writes ignored, Read as 0.
13	RF	0, RW	Remote Fault:
			1 = Advertises that this device has detected a Remote Fault.
			0 = No Remote Fault detected.
12	RESERVED	0, RW	RESERVED for Future IEEE use: Write as 0, Read as 0

#### Table 16. Negotiation Advertisement Register (ANAR), address 0x04

DP83848

Bit	Bit Name	Default	Description
11	ASM_DIR	0, RW	Asymmetric PAUSE Support for Full Duplex Links:
			The ASM_DIR bit indicates that asymmetric PAUSE is support
			Encoding and resolution of PAUSE bits is defined in IEEE 802. Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause reso tion status is reported in PHYCR[13:12].
			1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer and the pause function as specified clause 31 and annex 31B of 802.3u.
			0= No MAC based full duplex flow control.
10	PAUSE	0, RW	PAUSE Support for Full Duplex Links:
			The PAUSE bit indicates that the device is capable of providing symmetric PAUSE functions as defined in Annex 31B.
			Encoding and resolution of PAUSE bits is defined in IEEE 802. Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause reso tion status is reported in PHYCR[13:12].
			1 = Advertise that the DTE (MAC) has implemented both the o tional MAC control sublayer and the pause function as specified clause 31 and annex 31B of 802.3u.
			0= No MAC based full duplex flow control.
9	T4	0, RO/P	100BASE-T4 Support:
			1= 100BASE-T4 is supported by the local device.
			0 = 100BASE-T4 not supported.
8	TX_FD	Strap, RW	100BASE-TX Full Duplex Support:
			1 = 100BASE-TX Full Duplex is supported by the local device.
			0 = 100BASE-TX Full Duplex not supported.
7	TX	Strap, RW	100BASE-TX Support:
			1 = 100BASE-TX is supported by the local device.
			0 = 100BASE-TX not supported.
6	10_FD	Strap, RW	10BASE-T Full Duplex Support:
			1 = 10BASE-T Full Duplex is supported by the local device.
			0 = 10BASE-T Full Duplex not supported.
5	10	Strap, RW	10BASE-T Support:
			1 = 10BASE-T is supported by the local device.
			0 = 10BASE-T not supported.
4:0	Selector	<00001>, RW	Protocol Selection Bits:
			These bits contain the binary encoded protocol selector suppor by this port. <00001> indicates that this device supports IEEE 802.3u.

#### 7.1.6 Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page)

This register contains the advertised abilities of the Link Partner as received during Auto-Negotiation. The content changes after the successful auto-negotiation if Next-pages are supported.

Bit	Bit Name	Default	Description
15	NP	0, RO	Next Page Indication:
			0 = Link Partner does not desire Next Page Transfer.
			1 = Link Partner desires Next Page Transfer.
14	ACK	0, RO	Acknowledge:
			1 = Link Partner acknowledges reception of the ability data word
			0 = Not acknowledged.
			The Auto-Negotiation state machine will automatically control the this bit based on the incoming FLP bursts.
13	RF	0, RO	Remote Fault:
			1 = Remote Fault indicated by Link Partner.
			0 = No Remote Fault indicated by Link Partner.
12	RESERVED	0, RO	RESERVED for Future IEEE use:
			Write as 0, read as 0.
11	ASM_DIR	0, RO	ASYMMETRIC PAUSE:
			1 = Asymmetric pause is supported by the Link Partner.
			0 = Asymmetric pause is not supported by the Link Partner.
10	PAUSE	0, RO	PAUSE:
			1 = Pause function is supported by the Link Partner.
			0 = Pause function is not supported by the Link Partner.
9	T4	0, RO	100BASE-T4 Support:
			1 = 100BASE-T4 is supported by the Link Partner.
			0 = 100BASE-T4 not supported by the Link Partner.
8	TX_FD	0, RO	100BASE-TX Full Duplex Support:
			1 = 100BASE-TX Full Duplex is supported by the Link Partner.
			0 = 100BASE-TX Full Duplex not supported by the Link Partner.
7	ТХ	0, RO	100BASE-TX Support:
			1 = 100BASE-TX is supported by the Link Partner.
			0 = 100BASE-TX not supported by the Link Partner.
6	10_FD	0, RO	10BASE-T Full Duplex Support:
			1 = 10BASE-T Full Duplex is supported by the Link Partner.
			0 = 10BASE-T Full Duplex not supported by the Link Partner.
5	10	0, RO	10BASE-T Support:
			1 = 10BASE-T is supported by the Link Partner.
			0 = 10BASE-T not supported by the Link Partner.
4:0	Selector	<0 0000>, RO	Protocol Selection Bits:
			Link Partner's binary encoded protocol selector.

#### Table 17. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05

#### 7.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page)

Bit	Bit Name	Default	Description
15	NP	0, RO	Next Page Indication:
			1 = Link Partner desires Next Page Transfer.
			0 = Link Partner does not desire Next Page Transfer.
14	ACK	0, RO	Acknowledge:
			1 = Link Partner acknowledges reception of the ability data word.
			0 = Not acknowledged.
			The Auto-Negotiation state machine will automatically control the this bit based on the incoming FLP bursts. Software should not attempt to write to this bit.
13	MP	0, RO	Message Page:
			1 = Message Page.
			0 = Unformatted Page.
12	ACK2	0, RO	Acknowledge 2:
			1 = Link Partner does have the ability to comply to next page mes- sage.
			0 = Link Partner does <b>not</b> have the ability to comply to next page message.
11	Toggle	0, RO	Toggle:
			1 = Previous value of the transmitted Link Code word equalled 0.
			0 = Previous value of the transmitted Link Code word equalled 1.
10:0	CODE	<000 0000 0000>,	Code:
		RO	This field represents the code field of the next page transmission. If the MP bit is set (bit 13 of this register), then the code shall be interpreted as a "Message Page," as defined in annex 28C of Clause 28. Otherwise, the code shall be interpreted as an "Unfor- matted Page," and the interpretation is application specific.

#### -1-1-••• . . .

#### 7.1.8 Auto-Negotiate Expansion Register (ANER)

This register contains additional Local Device and Link Partner status information.

Table 19	Auto-Negotiate	Expansion Register	(ANER), address 0x06
Table 13.	Auto-Negotiate	Expansion Register	(ANLIN), audiess 0x00

Bit	Bit Name	Default	Description
15:5	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0.
4	PDF	0, RO	Parallel Detection Fault:
			1 = A fault has been detected via the Parallel Detection function.
			0 = A fault has not been detected.
3	LP_NP_ABLE	0, RO	Link Partner Next Page Able:
			1 = Link Partner does support Next Page.
			0 = Link Partner does not support Next Page.
2	NP_ABLE	1, RO/P	Next Page Able:
			1 = Indicates local device is able to send additional "Next Pages"
1	PAGE_RX	0, RO/COR	Link Code Word Page Received:
			1 = Link Code Word has been received, cleared on a read.
			0 = Link Code Word has not been received.

	Table 19. Auto-Negotiate Expansion Register (ANER), address 0x06 (Continued)				
Bit	Bit Bit Name Default Description				
0	LP_AN_ABLE	0, RO	Link Partner Auto-Negotiation Able:		
			1 = indicates that the Link Partner supports Auto-Negotiation.		
			0 = indicates that the Link Partner does not support Auto-Negotia- tion.		

#### 7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR)

This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation.

	Table 20. Auto-Negotiation Next Lage Transmit Negister (ANNE TR), address 0x07				
Bit	Bit Name	Default	Description		
15	NP	0, RW	Next Page Indication:		
			0 = No other Next Page Transfer desired.		
			1 = Another Next Page desired.		
14	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.		
13	MP	1, RW	Message Page:		
			1 = Message Page.		
			0 = Unformatted Page.		
12	ACK2	0, RW	Acknowledge2:		
			1 = Will comply with message.		
			0 = Cannot comply with message.		
			Acknowledge2 is used by the next page function to indicate that Lo- cal Device has the ability to comply with the message received.		
11	TOG_TX	0, RO	Toggle:		
			1 = Value of toggle bit in previously transmitted Link Code Word was 0.		
			0 = Value of toggle bit in previously transmitted Link Code Word was 1.		
			Toggle is used by the Arbitration function within Auto-Negotiation to ensure synchronization with the Link Partner during Next Page exchange. This bit shall always take the opposite value of the Tog- gle bit in the previously exchanged Link Code Word.		
10:0	CODE	<000 0000 0001>, RW	This field represents the code field of the next page transmission. If the MP bit is set (bit 13 of this register), then the code shall be interpreted as a "Message Page", as defined in annex 28C of IEEE 802.3u. Otherwise, the code shall be interpreted as an "Unformat- ted Page", and the interpretation is application specific.		
			The default value of the CODE represents a Null Page as defined in Annex 28C of IEEE 802.3u.		

#### Table 20. Auto-Negotiation Next Page Transmit Register (ANNPTR), address 0x07

#### 7.2 Extended Registers

#### 7.2.1 PHY Status Register (PHYSTS)

This register provides a single location within the register set for quick access to commonly accessed information.

Bit	Bit Name	Default	Description
15	RESERVED	0, RO	RESERVED: Write ignored, read as 0.
14	MDI-X mode	0, RO	MDI-X mode as reported by the Auto-Negotiation logic:
			This bit will be affected by the settings of the MDIX_EN and FORCE_MDIX bits in the PHYCR register. When MDIX is enabled, but not forced, this bit will update dynamically as the Auto-MDIX algorithm swaps between MDI and MDI-X config rations.
			1 = MDI pairs swapped
			(Receive on TPTD pair, Transmit on TPRD pair)
			0 = MDI pairs normal
			(Receive on TRD pair, Transmit on TPTD pair)
13	Receive Error Latch	0, RO/LH	Receive Error Latch:
			This bit will be cleared upon a read of the RECR register.
			1 = Receive error event has occurred since last read of RXERCN (address 0x15, Page 0).
			0 = No receive error event has occurred.
12	Polarity Status	0, RO	Polarity Status:
			This bit is a duplication of bit 4 in the 10BTSCR register. This bit v be cleared upon a read of the 10BTSCR register, but not upon a read of the PHYSTS register.
			1 = Inverted Polarity detected.
			0 = Correct Polarity detected.
11	False Carrier Sense	0, RO/LH	False Carrier Sense Latch:
	Latch		This bit will be cleared upon a read of the FCSR register.
			1 = False Carrier event has occurred since last read of FCSCR (a dress 0x14).
			0 = No False Carrier event has occurred.
10	Signal Detect	0, RO/LL	100Base-TX unconditional Signal Detect from PMD.
9	Descrambler Lock	0, RO/LL	100Base-TX Descrambler Lock from PMD.
8	Page Received	0, RO	Link Code Word Page Received:
			This is a duplicate of the Page Received bit in the ANER register but this bit will not be cleared upon a read of the PHYSTS regist
			1 = A new Link Code Word Page has been received. Cleared or read of the ANER (address 0x06, bit 1).
			0 = Link Code Word Page has not been received.
7	MII Interrupt	0, RO	MII Interrupt Pending:
			1 = Indicates that an internal interrupt is pending. Interrupt sourcan be determined by reading the MISR Register (0x12h). Reading the MISR will clear the Interrupt.
			0= No interrupt pending.
6	Remote Fault	0, RO	Remote Fault:
			1 = Remote Fault condition detected (cleared on read of BMSR (a dress 01h) register or by reset). Fault criteria: notification from Li Partner of Remote Fault via Auto-Negotiation.
			0 = No remote fault condition detected.

Table 21.	PHY	Status	Register	(PHYSTS),	address	0x10
		otatao		(····••,	<b>uuu</b>	••

Bit	Bit Name	Default	Description
5	Jabber Detect	0, RO	Jabber Detect: This bit only has meaning in 10 Mb/s mode
			This bit is a duplicate of the Jabber Detect bit in the BMSR regist except that it is not cleared upon a read of the PHYSTS regist.
			1 = Jabber condition detected.
			0 = No Jabber.
4	Auto-Neg Complete	0, RO	Auto-Negotiation Complete:
			1 = Auto-Negotiation complete.
			0 = Auto-Negotiation not complete.
3	Loopback Status	0, RO	Loopback:
			1 = Loopback enabled.
			0 = Normal operation.
2	Duplex Status	0, RO	Duplex:
			This bit indicates duplex status and is determined from Auto-Ne tiation or Forced Modes.
			1 = Full duplex mode.
			0 = Half duplex mode.
			Note: This bit is only valid if Auto-Negotiation is enabled and or plete and there is a valid link or if Auto-Negotiation is disabled there is a valid link.
1	Speed Status	0, RO	Speed10:
			This bit indicates the status of the speed and is determined from Auto-Negotiation or Forced Modes.
			1 = 10 Mb/s mode.
			0 = 100 Mb/s mode.
			Note: This bit is only valid if Auto-Negotiation is enabled and c plete and there is a valid link or if Auto-Negotiation is disabled there is a valid link.
0	Link Status	0, RO	Link Status:
			This bit is a duplicate of the Link Status bit in the BMSR regist except that it will not be cleared upon a read of the PHYSTS reter.
			1 = Valid link established (for either 10 or 100 Mb/s operation)
			0 = Link not established.

#### 7.2.2 MII Interrupt Control Register (MICR)

DP838481

This register implements the MII Interrupt PHY Specific Control register. Sources for interrupt generation include: Energy Detect State Change, Link State Change, Speed Status Change, Duplex Status Change, Auto-Negotiation Complete or any of the counters becoming half-full. The individual interrupt events must be enabled by setting bits in the MII Interrupt Status and Event Control Register (MISR).

Bit	Bit Name	Default	Description
15:3	Reserved	0, RO	Reserved: Write ignored, Read as 0
2	TINT	0, RW	Test Interrupt:
			Forces the PHY to generate an interrupt to facilitate interrupt test- ing. Interrupts will continue to be generated as long as this bit re- mains set.
			1 = Generate an interrupt
			0 = Do not generate interrupt
1	INTEN	0, RW	Interrupt Enable:
			Enable interrupt dependent on the event enables in the MISR register.
			1 = Enable event based interrupts
			0 = Disable event based interrupts
0	INT_OE	0, RW	Interrupt Output Enable:
			Enable interrupt events to signal via the PWR_DOWN/INT pin by configuring the PWR_DOWN/INT pin as an output.
			1 = PWR_DOWN/INT is an Interrupt Output
			0 = PWR_DOWN/INT is a Power Down Input

Table 22	MII Interrupt	Control Re	aister (MICR)	, address 0x11
	will interrupt	Control ICe	gister (miloit)	, audiess unit

#### 7.2.3 MII Interrupt Status and Misc. Control Register (MISR)

This register contains event status and enables for the interrupt function. If an event has occurred since the last read of this register, the corresponding status bit will be set. If the corresponding enable bit in the register is set, an interrupt will be generated if the event occurs. The MICR register controls must also be set to allow interrupts. The status indications in this register will be set even if the interrupt is not enabled

15	Reserved	0, RO	RESERVED: Writes ignored, Read as 0
14	ED_INT	0, RO/COR	Energy Detect interrupt:
			1 = Energy detect interrupt is pending and is cleared by the current read.
			0 = No energy detect interrupt pending.
13	LINK_INT	0, RO/COR	Change of Link Status interrupt:
			1 = Change of link status interrupt is pending and is cleared by the current read.
			0 = No change of link status interrupt pending.
12	SPD_INT	0, RO/COR	Change of speed status interrupt:
			1 = Speed status change interrupt is pending and is cleared by the current read.
			0 = No speed status change interrupt pending.
11	DUP_INT	0, RO/COR	Change of duplex status interrupt:
			1 = Duplex status change interrupt is pending and is cleared by the current read.
			0 = No duplex status change interrupt pending.
10	ANC_INT	0, RO/COR	Auto-Negotiation Complete interrupt:
			1 = Auto-negotiation complete interrupt is pending and is cleared by the current read.
			0 = No Auto-negotiation complete interrupt pending.
9	FHF_INT	0, RO/COR	False Carrier Counter half-full interrupt:
			1 = False carrier counter half-full interrupt is pending and is cleared by the current read.
			0 = No false carrier counter half-full interrupt pending.
8	RHF_INT	0, RO/COR	Receive Error Counter half-full interrupt:
			1 = Receive error counter half-full interrupt is pending and is cleared by the current read.
			0 = No receive error carrier counter half-full interrupt pending.
7	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0
6	ED_INT_EN	0, RW	Enable Interrupt on energy detect event
5	LINK_INT_EN	0, RW	Enable Interrupt on change of link status
4	SPD_INT_EN	0, RW	Enable Interrupt on change of speed status
3	DUP_INT_EN	0, RW	Enable Interrupt on change of duplex status
2	ANC_INT_EN	0, RW	Enable Interrupt on Auto-negotiation complete event
1	 FHF_INT_EN	0, RW	Enable Interrupt on False Carrier Counter Register half-full event
0	 RHF_INT_EN	0, RW	Enable Interrupt on Receive Error Counter Register half-full event

#### 7.2.4 False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the "False Carriers" attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification.

Bit	Bit Name	Default	Description
15:8	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0
7:0	FCSCNT[7:0]	0, RO / COR	False Carrier Event Counter:
			This 8-bit counter increments on every false carrier event. This counter sticks when it reaches its max count (FFh).

Table 24	Ealso Carrio	r Sansa Counta	r Pogistor (	ECSCR) addross (	1~14
Table 24.	Faise Carrie	r Sense Counte	er Register (r	FCSCR), address (	JX 14

#### 7.2.5 Receiver Error Counter Register (RECR)

This counter provides information required to implement the "Symbol Error During Carrier" attribute within the PHY managed object class of Clause 30 of the IEEE 802.3u specification.

Bit	Bit Name	Default	Description
15:8	RESERVED	0, RO	RESERVED: Writes ignored, Read as 0
7:0	RXERCNT[7:0]	0, RO / COR	RX_ER Counter:
			When a valid carrier is present and there is at least one occurrence of an invalid data symbol, this 8-bit counter increments for each re- ceive error detected. This event can increment only once per valid carrier event. If a collision is present, the attribute will not incre- ment. The counter sticks when it reaches its max count.

#### Table 25. Receiver Error Counter Register (RECR), address 0x15

	Table 26. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16				
Bit	Bit Name	Default	Description		
15:13	RESERVED	<00>, RO	RESERVED: Writes ignored, Read as 0.		
12	RESERVED	0	RESERVED:		
			Must be zero.		
11	RESERVED	0	RESERVED:		
			Must be zero.		
10	TQ_EN	0, RW	100Mbs True Quiet Mode Enable:		
			1 = Transmit True Quiet Mode.		
			0 = Normal Transmit Mode.		
9	SD FORCE PMA	0, RW	Signal Detect Force PMA:		
			1 = Forces Signal Detection in PMA.		
			0 = Normal SD operation.		
8	SD_OPTION	1, RW	Signal Detect Option:		
			1 = Enhanced signal detect algorithm.		
			0 = Reduced signal detect algorithm.		
7	DESC_TIME	0, RW	Descrambler Timeout:		
			Increase the descrambler timeout. When set this should allow t device to receive larger packets (>9k bytes) without loss of syn chronization.		
			1 = 2ms		
			0 = 722us (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e)		
6	RESERVED	0	RESERVED:		
			Must be zero.		
5	FORCE_100_OK	0, RW	Force 100Mb/s Good Link:		
			1 = Forces 100Mb/s Good Link.		
			0 = Normal 100Mb/s operation.		
4	RESERVED	0	RESERVED:		
			Must be zero.		
3	RESERVED	0	RESERVED:		
			Must be zero.		
2	NRZI_BYPASS	0, RW	NRZI Bypass Enable:		
			1 = NRZI Bypass Enabled.		
			0 = NRZI Bypass Disabled.		
1	RESERVED	0	RESERVED:		
			Must be zero.		
0	RESERVED	0	RESERVED:		
			Must be zero.		

#### 7.2.7 RMII and Bypass Register (RBR)

This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is bypassed.

Bit	Bit Name	Default	Description
			Description
15:6	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.
5	RMII_MODE	Strap, RW	Reduced MII Mode:
			0 = Standard MII Mode
			1 = Reduced MII Mode
4	RMII_REV1_0	0, RW	Reduce MII Revision 1.0:
			0 = (RMII revision 1.2) CRS_DV will toggle at the end of a packet to indicate deassertion of CRS.
			1 = (RMII revision 1.0) CRS_DV will remain asserted until final data is transferred. CRS_DV will not toggle at the end of a packet.
3	RX_OVF_STS	0, RO	RX FIFO Over Flow Status:
			0 = Normal
			1 = Overflow detected
2	RX_UNF_STS	0, RO	RX FIFO Under Flow Status:
			0 = Normal
			1 = Underflow detected
1:0	ELAST_BUF[1:0]	01, RW	<b>Receive Elasticity Buffer.</b> This field controls the Receive Elastic- ity Buffer which allows for frequency variation tolerance between the 50MHz RMII clock and the recovered data. The following val- ues indicate the tolerance in bits for a single packet. The minimum setting allows for standard Ethernet frame sizes at +/-50ppm accu- racy for both RMII and Receive clocks. For greater frequency tol- erance the packet lengths may be scaled (i.e. for +/-100ppm, the packet lengths need to be divided by 2).
			00 = 14 bit tolerance (up to 16800 byte packets)
			01 = 2 bit tolerance (up to 2400 byte packets)
			10 = 6 bit tolerance (up to 7200 byte packets)
			11 = 10 bit tolerance (up to 12000 byte packets)

#### Table 27. RMII and Bypass Register (RBR), addresses 0x17

#### 7.2.8 LED Direct Control Register (LEDCR)

This register provides the ability to directly control any or all LED outputs. It does not provide read access to LEDs.

Table 28.	LED Direct Control Register (LEDCR), address 0x18
-----------	---

Bit	Bit Name	Default	Description
15:6	RESERVED	0, RO	RESERVED: Writes ignored, read as 0.
5	DRV_SPDLED	0, RW	1 = Drive value of SPDLED bit onto LED_SPD output
			0 = Normal operation
4	DRV_LNKLED	0, RW	1 = Drive value of LNKLED bit onto LED_LNK output
			0 = Normal operation
3	DRV_ACTLED	0, RW	1 = Drive value of ACTLED bit onto LED_ACT/COL output
			0 = Normal operation
2	SPDLED	0, RW	Value to force on LED_SPD output
1	LNKLED	0, RW	Value to force on LED_LNK output
0	ACTLED	0, RW	Value to force on LED_ACT/COL output

	Tab	le 29. PHY Con	ntrol Register (PHYCR), address 0x19
Bit	Bit Name	Default	Description
15	MDIX_EN	Strap, RW	Auto-MDIX Enable:
			1 = Enable Auto-neg Auto-MDIX capability.
			0 = Disable Auto-neg Auto-MDIX capability.
			The Auto-MDIX algorithm requires that the Auto-Negotiation E able bit in the BMCR register to be set. If Auto-Negotiation is n enabled, Auto-MDIX should be disabled as well.
14	FORCE_MDIX	0, RW	Force MDIX:
			1 = Force MDI pairs to cross.
			(Receive on TPTD pair, Transmit on TPRD pair)
			0 = Normal operation.
13	PAUSE_RX	0, RO	Pause Receive Negotiated:
			Indicates that pause receive should be enabled in the MAC. Ba on ANAR[11:10] and ANLPAR[11:10] settings.
			This function shall be enabled according to IEEE 802.3 Annex 2 Table 28B-3, "Pause Resolution", only if the Auto-Negotiated H est Common Denominator is a full duplex technology.
12	PAUSE_TX	0, RO	Pause Transmit Negotiated:
			Indicates that pause transmit should be enabled in the MAC. Ba on ANAR[11:10] and ANLPAR[11:10] settings.
			This function shall be enabled according to IEEE 802.3 Annex 2 Table 28B-3, "Pause Resolution", only if the Auto-Negotiated H est Common Denominator is a full duplex technology.
11	BIST_FE	0, RW/SC	BIST Force Error:
			1 = Force BIST Error.
			0 = Normal operation.
			This bit forces a single error, and is self clearing.
10	PSR_15	0, RW	BIST Sequence select:
			1 = PSR15 selected.
			0 = PSR9 selected.
9	BIST_STATUS	0, LL/RO	BIST Test Status:
			1 = BIST pass.
			0 = BIST fail. Latched, cleared when BIST is stopped.
			For a count number of BIST errors, see the BIST Error Count in CDCTRL1 register.
8	BIST_START	0, RW	BIST Start:
			1 = BIST start.
			0 = BIST stop.
7	BP_STRETCH	0, RW	Bypass LED Stretching:
			This will bypass the LED stretching and the LEDs will reflect th ternal value.
			1 = Bypass LED stretching.
			0 = Normal operation.

Bit	Bit Name	Default	Description		
6	LED_CNFG[1]	0, RW	LEDs Configuration	on	
5	LED_CNFG[0]	Strap, RW	LED_CNFG[1]	LED_CNFG[0]	Mode Description
			Don't care	1	Mode 1
			0	0	Mode 2
			1	0	Mode 3
			In <b>Mode 1</b> , LEDs a	re configured as follo	WS:
			LED_LINK = ON fo	r Good Link, OFF for	· No Link
			LED_SPEED = ON	in 100 Mb/s, OFF in	10 Mb/s
			LED_ACT/COL = C	ON for Activity, OFF f	or No Activity
			In <b>Mode 2</b> , LEDs a	re configured as follo	WS:
			LED_LINK = ON fo	r good Link, BLINK f	or Activity
			LED_SPEED = ON	in 100 Mb/s, OFF in	10 Mb/s
			LED_ACT/COL = C	ON for Collision, OFF	for No Collision
			Full Duplex, OFF fo	or Half Duplex	
			In <b>Mode 3</b> , LEDs a	re configured as follo	WS:
			LED_LINK = ON fo	r Good Link, BLINK f	for Activity
			LED_SPEED = ON	in 100 Mb/s, OFF in	10 Mb/s
			LED_ACT/COL = C	ON for Full Duplex, O	FF for Half Duplex
4:0	PHYADDR[4:0]	Strap, RW	PHY Address: PH	Y address for port	

#### 7.2.10 10Base-T Status/Control Register (10BTSCR)

#### Table 30. 10Base-T Status/Control Register (10BTSCR), address 0x1A

Bit	Bit Name	Default	Description
15	10BT_SERIAL	Strap, RW	10Base-T Serial Mode (SNI)
			1 = Enables 10Base-T Serial Mode
			0 = Normal Operation
			Places 10 Mb/s transmit and receive functions in Serial Network Interface (SNI) Mode of operation. Has no effect on 100 Mb/s operation.
14:12	RESERVED	0, RW	RESERVED:
			Must be zero.
11:9	SQUELCH	100, RW	Squelch Configuration:
			Used to set the Squelch 'ON' threshold for the receiver.
			Default Squelch ON is 330mV peak.
8	LOOPBACK_10_D IS	0, RW	In half-duplex mode, default 10BASE-T operation loops Transmit data to the Receive data in addition to transmitting the data on the physical medium. This is for consistency with earlier 10BASE2 and 10BASE5 implementations which used a shared medium. Setting this bit disables the loopback function.
			This bit does not affect loopback due to setting BMCR[14].

Bit	Bit Name	Default	Description
7	LP_DIS	0, RW	Normal Link Pulse Disable:
			1 = Transmission of NLPs is disabled.
			0 = Transmission of NLPs is enabled.
6	FORCE_LINK_10	0, RW	Force 10Mb Good Link:
			1 = Forced Good 10Mb Link.
			0 = Normal Link Status.
5	RESERVED	0, RW	RESERVED:
			Must be zero.
4	POLARITY	RO/LH	10Mb Polarity Status:
			This bit is a duplication of bit 12 in the PHYSTS register. Both bit will be cleared upon a read of 10BTSCR register, but not upon a read of the PHYSTS register.
			1 = Inverted Polarity detected.
			0 = Correct Polarity detected.
3	RESERVED	0, RW	RESERVED:
			Must be zero.
2	RESERVED	1, RW	RESERVED:
			Must be set to one.
1	HEARTBEAT_DIS	0, RW	Heartbeat Disable: This bit only has influence in half-duplex 10N mode.
			1 = Heartbeat function disabled.
			0 = Heartbeat function enabled.
			When the device is operating at 100Mb or configured for fu duplex operation, this bit will be ignored - the heartbeat fun tion is disabled.
0	JABBER_DIS	0, RW	Jabber Disable:
			Applicable only in 10BASE-T.
			1 = Jabber function disabled.
			0 = Jabber function enabled.

#### 7.2.11 CD Test and BIST Extensions Register (CDCTRL1)

#### Table 31. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B

	Table 31. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B				
Bit	Bit Name	Default	Description		
15:8			BIST ERROR Counter:		
	UNT		Counts number of errored data nibbles during Packet BIST. This value will reset when Packet BIST is restarted. The counter sticks when it reaches its max count.		
7:6	RESERVED	0, RW	RESERVED:		
			Must be zero.		
5	BIST_CONT_MOD	0, RW	Packet BIST Continuous Mode:		
	E		Allows continuous pseudo random data transmission without any break in transmission. This can be used for transmit VOD testing. This is used in conjunction with the BIST controls in the PHYCR Register (0x19h). For 10Mb operation, jabber function must be disabled, bit 0 of the 10BTSCR (0x1Ah), JABBER_DIS = 1.		
4	CDPATTEN_10	0, RW	CD Pattern Enable for 10Mb:		
			1 = Enabled.		
			0 = Disabled.		
3	RESERVED	0, RW	RESERVED:		
			Must be zero.		
2	10MEG_PATT_GA	0, RW	Defines gap between data or NLP test sequences:		
			1 = 15 μs.		
			0 = 10 μs.		
1:0	CDPATTSEL[1:0]	00, RW	CD Pattern Select[1:0]:		
			If CDPATTEN_10 = 1:		
			00 = Data, EOP0 sequence 01 = Data, EOP1 sequence 10 = NLPs 11 = Constant Manchester 1s (10MHz sine wave) for harmonic dis- tortion testing.		

DP83848I

	Tabi	e 52. Ellergy D	etect Control (EDCR), address 0x1D
Bit	Bit Name	Default	Description
15	ED_EN	0, RW	Energy Detect Enable:
			Allow Energy Detect Mode.
			When Energy Detect is enabled and Auto-Negotiation is disable via the BMCR register, Auto-MDIX should be disabled via the PCR register.
14	ED_AUTO_UP	1, RW	Energy Detect Automatic Power Up:
			Automatically begin power up sequence when Energy Detect D Threshold value (EDCR[3:0]) is reached. Alternatively, device could be powered up manually using the ED_MAN bit (ECDR[1
13	ED_AUTO_DOWN	1, RW	Energy Detect Automatic Power Down:
			Automatically begin power down sequence when no energy is tected. Alternatively, device could be powered down using the ED_MAN bit (EDCR[12]).
12	ED_MAN	0, RW/SC	Energy Detect Manual Power Up/Down:
			Begin power up/down sequence when this bit is asserted. Whe set, the Energy Detect algorithm will initiate a change of Energy tect state regardless of threshold (error or data) and timer valu In managed applications, this bit can be set after clearing the E gy Detect interrupt to control the timing of changing the power state.
11	ED_BURST_DIS	0, RW	Energy Detect Bust Disable:
			Disable bursting of energy detect data pulses. By default, Ener Detect (ED) transmits a burst of 4 ED data pulses each time the is powered up. When bursting is disabled, only a single ED dat pulse will be send each time the CD is powered up.
10	ED_PWR_STATE	0, RO	Energy Detect Power State:
			Indicates current Energy Detect Power state. When set, Energy Detect is in the powered up state. When cleared, Energy Detect in the powered down state. This bit is invalid when Energy Det is not enabled.
9	ED_ERR_MET	0, RO/COR	Energy Detect Error Threshold Met:
			No action is automatically taken upon receipt of error events. T bit is informational only and would be cleared on a read.
8	ED_DATA_MET	0, RO/COR	Energy Detect Data Threshold Met:
			The number of data events that occurred met or surpassed the ergy Detect Data Threshold. This bit is cleared on a read.
7:4	ED_ERR_COUNT	0001, RW	Energy Detect Error Threshold:
			Threshold to determine the number of energy detect error even that should cause the device to take action. Intended to allow a aging of noise that may be on the line. Counter will reset after proximately 2 seconds without any energy detect data events.
3:0	ED_DATA_COUNT	0001, RW	Energy Detect Data Threshold:
			Threshold to determine the number of energy detect events the should cause the device to take actions. Intended to allow avering of noise that may be on the line. Counter will reset after app imately 2 seconds without any energy detect data events.

### 8.0 Electrical Specifications

Note: All parameters are guaranteed by test, statistical analysis or design.

#### **Absolute Maximum Ratings**

Supply Voltage (V <sub>CC</sub> )	-0.5 V to 4.2 V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
Storage Temperature (T <sub>STG</sub> )	-65°C to 150°C
Max case temp for $T_A = 85^{\circ}C$	107 °C
Max. die temperature (Tj)	150 °C
Lead Temp. (TL) (Soldering, 10 sec.)	260 °C
ESD Rating (R <sub>ZAP</sub> = 1.5k, C <sub>ZAP</sub> = 100 pF)	4.0 kV

#### **Recommended Operating Conditions**

Supply voltage (V <sub>CC</sub> )	3.3 Volts <u>+</u> .3V
Industrial - Ambient Temperature $(T_A)$	-40 to 85 °C
Power Dissipation (P <sub>D</sub> )	267 mW

Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Thermal Characteristic	Max	Units
Theta Junction to Case (T <sub>ic</sub> )	28.7	°C / W
Theta Junction to Ambient (T <sub>ja</sub> ) degrees Celsius/Watt - No Airflow @ 1.0W	83.6	°C / W
Note: This is done with a JEDEC (2 layer 2 oz CU.) thermal test board		


#### 8.1 DC Specs

Symbol	Pin Types	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	l I/O	Input High Voltage	Nominal V <sub>CC</sub>	2.0			V
V <sub>IL</sub>	l I/O	Input Low Voltage				0.8	V
I <sub>IH</sub>	l I/O	Input High Current	V <sub>IN</sub> = V <sub>CC</sub>			10	μΑ
I <sub>IL</sub>	l I/O	Input Low Current	V <sub>IN</sub> = GND			10	μΑ
V <sub>OL</sub>	O, I/O	Output Low Voltage	I <sub>OL</sub> = 4 mA			0.4	V
V <sub>OH</sub>	O, I/O	Output High Voltage	I <sub>OH</sub> = -4 mA	Vcc - 0.5			V
I <sub>OZ</sub>	I/O, O	TRI-STATE Leakage	V <sub>OUT</sub> = V <sub>CC</sub>			<u>+</u> 10	μA

Symbol	Pin Types	Parameter	Conditions	Min	Тур	Max	Units
V <sub>TPTD_100</sub>	PMD Output Pair	100M Transmit Voltage		0.95	1	1.05	V
V <sub>TPTDsym</sub>	PMD Output Pair	100M Transmit Voltage Symmetry				<u>+</u> 2	%
V <sub>TPTD_10</sub>	PMD Output Pair	10M Transmit Voltage		2.2	2.5	2.8	V
C <sub>IN1</sub>	I	CMOS Input Capacitance			5		pF
C <sub>OUT1</sub>	0	CMOS Output Capacitance			5		pF
SD <sub>THon</sub>	PMD Input Pair	100BASE-TX Signal detect turn- on threshold				1000	mV diff pk-pk
SD <sub>THoff</sub>	PMD Input Pair	100BASE-TX Signal detect turn- off threshold		200			mV diff pk-pk
V <sub>TH1</sub>	PMD Input Pair	10BASE-T Re- ceive Threshold				585	mV
I <sub>dd100</sub>	Supply	100BASE-TX (Full Duplex)			81		mA
l <sub>dd10</sub>	Supply	10BASE-T (Full Duplex)			92		mA
l <sub>dd</sub>	Supply	Power Down Mode			14		mA

#### 8.2 AC Specs

#### 8.2.1 Power Up Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.1.1	Post Power Up Stabilization time prior to MDC preamble for	MDIO is pulled high for 32-bit serial man- agement initialization	167			ms
	register accesses	X1 Clock must be stable for a min. of 167ms at power up.				
T2.1.2	Hardware Configuration Latch- in Time from power up	Hardware Configuration Pins are de- scribed in the Pin Description section	167			ms
		X1 Clock must be stable for a min. of 167ms at power up.				
T2.1.3	Hardware Configuration pins transition to output drivers			50		ns

DP83848


#### 8.2.3 MII Serial Management Timing

DP83848I



Parameter	Description	Notes	Min	Тур	Max	Units
T2.3.1	MDC to MDIO (Output) Delay Time		0		30	ns
T2.3.2	MDIO (Input) to MDC Setup Time		10			ns
T2.3.3	MDIO (Input) to MDC Hold Time		10			ns
T2.3.4	MDC Frequency			2.5	25	MHz


#### 8.2.4 100 Mb/s MII Transmit Timing



Parameter	Description	Notes	Min	Тур	Мах	Units
T2.4.1	TX_CLK High/Low Time	100 Mb/s Normal mode	16	20	24	ns
T2.4.2	TXD[3:0], TX_EN Data Setup to TX_CLK	100 Mb/s Normal mode	10			ns
T2.4.3	TXD[3:0], TX_EN Data Hold from TX_CLK	100 Mb/s Normal mode	0			ns

### DP83848


#### 8.2.5 100 Mb/s MII Receive Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.5.1	RX_CLK High/Low Time	100 Mb/s Normal mode	16	20	24	ns
T2.5.2	RX_CLK to RXD[3:0], RX_DV, RX_ER Delay	100 Mb/s Normal mode	10		30	ns

Note: RX\_CLK may be held low or high for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated.

#### 8.2.6 100BASE-TX Transmit Packet Latency Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.6.1	TX_CLK to PMD Output Pair Latency	100 Mb/s Normal mode		6		bits

Note: For Normal mode, latency is determined by measuring the time from the first rising edge of TX\_CLK occurring after the assertion of TX\_EN to the first bit of the "J" code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100 Mb/s mode.

#### 8.2.7 100BASE-TX Transmit Packet Deassertion Timing

DP83848I




Parameter	Description	Notes	Min	Тур	Max	Units
T2.7.1	TX_CLK to PMD Output Pair Deassertion	100 Mb/s Normal mode		6		bits

Note: Deassertion is determined by measuring the time from the first rising edge of TX\_CLK occurring after the deassertion of TX\_EN to the first bit of the "T" code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100 Mb/s mode.

	SE-TX Transmit Timing (t <sub>R/F</sub> &	Jitter)				
PMD O	+1 rise -	T2.8.1 90% 10% +1  fall 10% 10% 10% -1  fall T2.8.1 12% -1  fall -1  fall -1  fall		 - <b>-</b> T:	2.8.1	-1 rise
PMD Out eye pa	T2.8.2	► T2.8.2				
Parameter	Description	Notes	Min	Тур	Max	Units
Parameter T2.8.1	Description 100 Mb/s PMD Output Pair t <sub>R</sub> and t <sub>F</sub>	Notes	Min 3	<b>Тур</b> 4	<b>Max</b> 5	Units ns
	100 Mb/s PMD Output Pair t <sub>R</sub>	Notes				
T2.8.1 T2.8.2	100 Mb/s PMD Output Pair t <sub>R</sub> and t <sub>F</sub> 100 Mb/s t <sub>R</sub> and t <sub>F</sub> Mismatch 100 Mb/s PMD Output Pair Transmit Jitter	Notes	3	4	5 500 1.4	ns

#### 8.2.9 100BASE-TX Receive Packet Latency Timing




Paramete	Description	Notes	Min	Тур	Мах	Units
T2.9.1	Carrier Sense ON Delay	100 Mb/s Normal mode		20		bits
T2.9.2	Receive Data Latency	100 Mb/s Normal mode		24		bits

Note: Carrier Sense On Delay is determined by measuring the time from the first bit of the "J" code group to the assertion of Carrier Sense.

Note: 1 bit time = 10 ns in 100 Mb/s mode

Note: PMD Input Pair voltage amplitude is greater than the Signal Detect Turn-On Threshold Value.

#### 8.2.10 100BASE-TX Receive Packet Deassertion Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.10.1	Carrier Sense OFF Delay	100 Mb/s Normal mode		24		bits

Note: Carrier Sense Off Delay is determined by measuring the time from the first bit of the "T" code group to the deassertion of Carrier Sense.

Note: 1 bit time = 10 ns in 100 Mb/s mode

www.national.com


#### 8.2.11 10 Mb/s MII Transmit Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.11.1	TX_CLK High/Low Time	10 Mb/s MII mode	190	200	210	ns
T2.11.2	TXD[3:0], TX_EN Data Setup to TX_CLK fall	10 Mb/s MII mode	25			ns
T2.11.3	TXD[3:0], TX_EN Data Hold from TX_CLK rise	10 Mb/s MII mode	0			ns

Note: An attached Mac should drive the transmit signals using the positive edge of TX\_CLK. As shown above, the MII signals are sampled on the falling edge of TX\_CLK.


#### 8.2.12 10 Mb/s MII Receive Timing



Parameter	Description	Notes	Min	Тур	Мах	Units
T2.12.1	RX_CLK High/Low Time		160	200	240	ns
T2.12.2	RX_CLK to RXD[3:0], RX_DV Delay	10 Mb/s MII mode	100			ns
T2.12.3	RX_CLK rising edge delay from RXD[3:0], RX_DV Valid	10 Mb/s MII mode	100			ns


Note: RX\_CLK may be held low for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated.

### 8.2.13 10 Mb/s Serial Mode Transmit Timing



Parameter	Description	Notes	Min	Тур	Мах	Units
T2.13.1	TX_CLK High Time	10 Mb/s Serial mode	20	25	30	ns
T2.13.2	TX_CLK Low Time	10 Mb/s Serial mode	70	75	80	ns
T2.13.3	TXD_0, TX_EN Data Setup to TX_CLK rise	10 Mb/s Serial mode	25			ns
T2.13.4	TXD_0, TX_EN Data Hold from TX_CLK rise	10 Mb/s Serial mode	0			ns


#### 8.2.14 10 Mb/s Serial Mode Receive Timing




Parameter	Description	Notes	Min	Тур	Мах	Units
T2.14.1	RX_CLK High/Low Time		35	50	65	ns
T2.14.2	RX_CLK fall to RXD_0, RX_DV Delay	10 Mb/s Serial mode	-10		10	ns

Note: RX\_CLK may be held high for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated.

DP83848I






Parameter	Description	Notes	Min	Тур	Max	Units
T2.15.1	Transmit Output Delay from the Falling Edge of TX_CLK	10 Mb/s MII mode		3.5		bits
T2.15.2	Transmit Output Delay from the Rising Edge of TX_CLK	10 Mb/s Serial mode		3.5		bits


Note: 1 bit time = 100 ns in 10Mb/s.

# 8.2.16 10BASE-T Transmit Timing (End of Packet)



Parameter	Description	Notes	Min	Тур	Max	Units
T2.16.1	End of Packet High Time		250	300		ns
	(with '0' ending bit)					
T2.16.2	End of Packet High Time		250	300		ns
	(with '1' ending bit)					


# 8.2.17 10BASE-T Receive Timing (Start of Packet)




Parameter	Description	Notes	Min	Тур	Max	Units
T2.17.1	Carrier Sense Turn On Delay (PMD Input Pair to CRS)			630	1000	ns
T2.17.2	RX_DV Latency			10		bits
T2.17.3	Receive Data Latency	Measurement shown from SFD		8		bits

Note: 10BASE-T RX\_DV Latency is measured from first bit of preamble on the wire to the assertion of RX\_DV Note: 1 bit time = 100 ns in 10 Mb/s mode.


### 8.2.18 10BASE-T Receive Timing (End of Packet)



DP83848I




# 8.2.21 10BASE-T Normal Link Pulse Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.21.1	Pulse Width			100		ns
T2.21.2	Pulse Period			16		ms

Note: These specifications represent transmit timings.

#### 8.2.22 Auto-Negotiation Fast Link Pulse (FLP) Timing



Burst Width T2.22.4 T2.22.5 FLP Burst to FLP Burst Period

Note: These specifications represent transmit timings.

Period

DP83848I

www.national.com

μs


ms

ms

2


16


#### 8.2.23 100BASE-TX Signal Detect Timing



Parameter	Description	Notes	Min	Тур	Мах	Units
T2.23.1	SD Internal Turn-on Time				1	ms
T2.23.2	SD Internal Turn-off Time				350	μs


Note: The signal amplitude on PMD Input Pair must be TP-PMD compliant.






Note2: Measurement is made from the first rising edge of TX CLK after assertion of TX EN.

# DP83848I




# 8.2.26 RMII Transmit Timing



Parameter	Description	Notes	Min	Тур	Max	Units
T2.26.1	X1 Clock Period	50 MHz Reference Clock		20		ns
T2.26.2	TXD[1:0], TX_EN, Data Setup to X1 rising		4			ns
T2.26.3	TXD[1:0], TX_EN, Data Hold from X1 rising		2			ns
T2.26.4	X1 Clock to PMD Output Pair Latency	From X1 Rising edge to first bit of symbol		17		bits

# DP83848I

#### 8.2.27 RMII Receive Timing




Parameter	Description	Notes	Min	Тур	Max	Units
T2.27.1	X1 Clock Period	50 MHz Reference Clock		20		ns
T2.27.2	RXD[1:0], CRS_DV, RX_DV and RX_ER output delay from X1 rising		2		14	ns
T2.27.3	CRS ON delay	From JK symbol on PMD Receive Pair to initial assertion of CRS_DV		18.5		bits
T2.27.4	CRS OFF delay	From TR symbol on PMD Receive Pair to initial deassertion of CRS_DV		27		bits
T2.27.5	RXD[1:0] and RX_ER latency	From symbol on Receive Pair. Elasticity buffer set to default value (01)		38		bits

Note: Per the RMII Specification, output delays assume a 25pF load.


Note: CRS\_DV is asserted asynchronously in order to minimize latency of control signals through the why. CRS\_DV may toggle synchronously at the end of the packet to indicate CRS deassertion.

Note: RX\_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of receive data.

www.national.com



DP83848



Parameter	Description	Notes	Min	Тур	Max	Units
T2.30.1	X1 to TX_CLK delay	100 Mb/s Normal mode	0		5	ns

Note: X1 to TX\_CLK timing is provided to support devices that use X1 instead of TX\_CLK as the reference for transmit MII data.

B

Industrial Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

DP83848I PHYTER®

TOP & BOTTOM 12° 9 ±0.25 TYP R0.08 MIN R0.08-0.20 1 C -0,25 GAGE PLAN 0.08 PIN #1 IDENT -+ + 0.5 TYP L 0.05-0.10 0° - 7° -0.2±0.05 TYP |⊕|0.0800|C|AS||BS)| SHARP CORNERS PIN 1 IDENT SEATING PLANE 0.6±0.15 SEE DETAIL A DETAIL A TYP, SCALE: 40X 1.4±0.05 ₿₶₶₶₶₶₶₶₶**₶**₶₸ 0.125 TYP DIMENSIONS ARE IN MILLIMETERS VBH48A (Rev D Lead Quad Frame Package (LQFP) NS Package Number VBH48A THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PROCUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPEC-IFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANT. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETER OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLIC-TIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PROCUCTS AND APPLICA-TIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PROCUCTS THAT INCLUDE NATIONAL COMPONENTS OF DUVERS AND APPLICATED FOR THE PROCUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDEDING LIBILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROP-NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

inches (millimeters) unless otherwise noted

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright © 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor National Semiconductor Europe Americas Technical Support Center Email:

**Technical Support Center** Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288

National Semiconductor Asia **Pacific Technical** Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: jpn.feedback@nsc.com

new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com