

## DS36C279

# Low Power EIA-RS-485 Transceiver with Sleep Mode

#### **General Description**

The DS36C279 is a low power differential bus/line transceiver designed to meet the requirements of RS-485 Standard for multipoint data transmission. In addition it is compatible with TIA/EIA-422-B.

The sleep mode feature automatically puts the device in a power saving mode when both the driver and receiver are disabled.†† The device is ideal for use in power conscious applications where the device may be disabled for extended periods of time.

The driver and receiver outputs feature TRI-STATE® capability. The driver outputs operate over the entire common mode range of -7V to +12V. Bus contention or fault situations that cause excessive power dissipation within the device are handled by a thermal shutdown circuit, which forces the driver outputs into a high impedance state.


The receiver incorporates a fail safe circuit which guarantees a high output state when the inputs are left open.†

The DS36C279T is fully specified over the industrial temperature range (-40°C to +85°C).

#### **Features**

- 100% RS-485 compliant
  - Guaranteed RS-485 device interoperation
- Low power CMOS design: I<sub>CC</sub> 500 µA max
- Automatic sensing sleep mode
  - Reduces I<sub>CC</sub> to 10 μA maximum
- Built-in power up/down glitch-free circuitry
  - Permits live transceiver intersection/displacement
- SOIC packages
- Industrial temperature range: -40°C to +85°C
- On-board thermal shutdown circuitry
  - Prevents damage to the device in the event of excessive power dissipation
- Wide common mode range: -7V to +12V
- Receive open input fail-safe (Note 1)
- 1/4 unit load (DS36C279): ≥ 128 nodes
- 1/2 unit load (DS36C279T): ≥ 64 nodes
- ESD (Human Body Model): ≥ 2 kV
- Drop-in replacement for:
  - LTC485 MAX485 DS75176 DS3695

#### **Connection and Logic Diagram**



Order Number DS36C279M, DS36C279TM See NS Package Number M08A

#### **Truth Table**

DRIVER SECTION						
RE*	DE	DI	DO/RI	DO*/RI*		
Х	Н	Н	Н	L		
Х	Н	L	L	Н		
Х	L	Х	Z	Z		
RECEIV	RECEIVER SECTION					
RE*	DE	R	II-RI*	RO		
L	L	≥-	+0.2V	Н		
L	L	≤–0.2V		L		
Н	L	X		Z (Note 2)		
L	L	OPEN	I (Note 1)	Н		

Note 1: Non-terminated, open input only

Note 2: Device enters sleep mode if enable conditions are held > 600 ns

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## **Absolute Maximum Ratings** (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V $_{\rm CC}$ ) +12V Input Voltage (DE, RE\*, & DI) -0.5V to (V $_{\rm CC}$  +0.5V)

Common Mode (V<sub>CM</sub>)

Driver Output/Receiver

Input ±15V

Input Voltage (DO/RI,

 $DO^*/RI^*$ )  $\pm 14V$ 

Receiver Output Voltage  $$-0.5{\rm V}$$  to (V  $_{\rm CC}$  +0.5V)

Maximum Package Power Dissipation

@ +25°C

M Package 1190 mW,

derate 9.5 mW/°C above +25°C Storage Temperature Range -65°C to +150°C

Lead Temperature

(Soldering 4 sec) +260°C

# Recommended Operating Conditions

	Min	Тур	Max	Units		Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.75	+5.0	+5.25	V	DS36C279T	-40	+25	+85	°C
Bus Voltage	-7		+12	V	DS36C279	0	+25	+70	°C

Operating Free Air Temperature  $(T_A)$ 

#### **Electrical Characteristics** (Notes 4, 5)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Condition	Ref	erence	Min	Тур	Max	Units	
DIFFERE	NTIAL DRIVER CHARACTE	RISTICS							
V <sub>OD1</sub>	Differential Output Voltage	I <sub>O</sub> = 0 mA (No Load)	I <sub>O</sub> = 0 mA (No Load)			1.5		5.0	V
V <sub>OD0</sub>	Output Voltage	$I_O = 0 \text{ mA}$		(-	485)	0		5.0	V
V <sub>OD0*</sub>	Output Voltage	(Output to GND)				0		5.0	V
V <sub>OD2</sub>	Differential Output Voltage	$R_L = 50\Omega$		(422)	Figure 1	2.0	2.8		V
	(Termination Load)	$R_L = 27\Omega$		(485)		1.5	2.3	5.0	V
$\Delta V_{OD2}$	Balance of V <sub>OD2</sub>	$R_L = 27\Omega \text{ or } 50\Omega$		(N	ote 6)	-0.2	0.1	+0.2	V
	V <sub>OD2</sub> − V <sub>OD2*</sub>			(42	2, 485)				
V <sub>OD3</sub>	Differential Output Voltage	R1 = $54\Omega$ , R2 = $375\Omega$		Fig	gure 2	1.5	2.0	5.0	V
	(Full Load)	$V_{TEST} = -7V \text{ to } +12V$							
V <sub>oc</sub>	Driver Common Mode	$R_L = 27\Omega$		(485)	Figure 1	0		3.0	V
	Output Voltage	$R_L = 50\Omega$		(422)		0		3.0	V
$\Delta V_{OC}$	Balance of V <sub>OC</sub>	$R_L = 27\Omega$ or	$R_L = 27\Omega$ or		(Note 6)			+0.2	V
	V <sub>OC</sub> - V <sub>OC*</sub>	$R_L = 50\Omega$		(422, 485)					
I <sub>OSD</sub>	Driver Output Short-Circuit	V <sub>O</sub> = +12V		(485) Figure 4			200	+250	mA
	Current	$V_O = -7V$		(485)			-190	-250	mA
RECEIVE	ER CHARACTERISTICS								
$V_{TH}$	Differential Input High	$V_{\rm O} = V_{\rm OH}, I_{\rm O} = -0.4 \text{ n}$	nΑ				+0.035	+0.2	V
	Threshold Voltage	$-7V \le V_{CM} \le +12V$		(N	ote 7)				
$V_{TL}$	Differential Input Low	$V_{\rm O} = V_{\rm OL}, I_{\rm O} = 0.4 \text{ m/s}$	<b>\</b>	(42	2, 485)	-0.2	-0.035		V
	Threshold Voltage	$-7V \le V_{CM} \le +12V$							
V <sub>HST</sub>	Hysteresis	$V_{CM} = 0V$		(Note 8)			70		mV
R <sub>IN</sub>	Input Resistance	$-7V \le V_{CM} \le +12V$	DS36C279T			24	68		kΩ
			DS36C279			48	68		kΩ
I <sub>IN</sub>	Line Input Current	Other Input = 0V,	DS36C279	V <sub>IN</sub>	= +12V	0	0.19	0.25	mA
	(Note 9)	$DE = V_{IL}, RE^* = V_{IL},$		V <sub>IN</sub>	= -7V	0	-0.1	-0.2	mA
		$V_{CC} = 4.75 \text{ to } 5.25$	DS36C279T	V <sub>IN</sub>	= +12V	0	0.19	0.5	mA
		or 0V		V <sub>IN</sub>	= -7V	0	-0.1	-0.4	mA
I <sub>ING</sub>	Line Input Current Glitch	Other Input = 0V,	DS36C279	V <sub>IN</sub>	= +12V	0	0.19	0.25	mA
	(Note 9)	$DE = V_{IL}, RE^* = V_{IL},$		V <sub>IN</sub>	= -7V	0	-0.1	-0.2	mA

# Electrical Characteristics (Notes 4, 5) (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Condition	Reference	Min	Тур	Max	Units	
RECEIVE	RECEIVER CHARACTERISTICS							
		$V_{CC} = +3.0V \text{ or } 0V,$	DS36C279T	$V_{IN} = +12V$	0	0.19	0.5	mA
		$T_A = 25^{\circ}C$		$V_{IN} = -7V$	0	-0.1	-0.4	mA
I <sub>B</sub>	Input Balance Test	$RS = 500\Omega$		(422) (Note 12)			±400	mV
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -4 \text{ mA}, V_{ID} = +0.$	.2V	RO	3.5	4.6		V
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = +4 \text{ mA}, V_{ID} = -0.$	2V	Figure 11		0.3	0.5	V
I <sub>OSR</sub>	Short Circuit Current	V <sub>O</sub> = GND		RO	7	35	85	mA
I <sub>OZR</sub>	TRI-STATE Leakage	$V_{\rm O} = 0.4 \text{V to } 2.4 \text{V}$					±1	μA
	Current							
DEVICE	CHARACTERISTICS							
V <sub>IH</sub>	High Level Input Voltage			DE,	2.0		V <sub>CC</sub>	V
$V_{IL}$	Low Level Input Voltage			RE*,	GND		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IH} = V_{CC}$		DI			2	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = 5V$	$V_{IL} = 0V$				-2	μΑ
		$V_{CC} = +3.0V$					-2	μΑ
I <sub>cc</sub>	Power Supply Current	Driver and Receiver ON				200	500	μA
I <sub>CCR</sub>	(No Load)	Driver OFF, Receiver ON				200	500	μA
I <sub>CCD</sub>		Driver ON, Receiver OFF		V <sub>cc</sub>		200	500	μA
I <sub>CCX</sub>		Sleep Mode				0.2	10	μΑ

# **Switching Characteristics** (Notes 5, 10)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions	Reference	Min	Тур	Max	Units
DRIVER C	CHARACTERISTICS		•	•			
t <sub>PHLD</sub>	Differential Propagation	$R_L = 54\Omega, C_L = 100 pF$		10	39	80	ns
	Delay High to Low						
t <sub>PLHD</sub>	Differential Propagation			10	40	80	ns
	Delay Low to High		Figures F 6				
t <sub>SKD</sub>	Differential Skew		Figures 5, 6	0	1	10	ns
	It <sub>PHLD</sub> – t <sub>PLHD</sub> I						
t <sub>r</sub>	Rise Time			3	25	50	ns
t <sub>f</sub>	Fall Time			3	25	50	ns
t <sub>PHZ</sub>	Disable Time High to Z	C <sub>L</sub> = 15 pF	Figures 7, 8		80	200	ns
t <sub>PLZ</sub>	Disable Time Low to Z	RE* = L	Figures 9, 10		80	200	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 100 pF	Figures 7, 8		50	200	ns
t <sub>PZL</sub>	Enable Time Z to Low	RE* = L	Figures 9, 10		65	200	ns
t <sub>PSH</sub>	Driver Enable from Sleep	C <sub>L</sub> = 100 pF	Figures 7, 8	70	98	250	ns
	Mode to Output High	(Note 11)					
t <sub>PSL</sub>	Driver Enble from Sleep	C <sub>L</sub> = 100 pF	Figures 9, 10	70	98	250	ns
	Mode to Output Low	(Note 11)					
RECEIVE	R CHARACTERISTICS						
t <sub>PHL</sub>	Propagation Delay	C <sub>L</sub> = 15 pF	Figures 12, 13	30	210	400	ns
	High to Low						
t <sub>PLH</sub>	Propagation Delay			30	190	400	ns
	Low to High						
t <sub>SK</sub>	Skew, It <sub>PHL</sub> – t <sub>PLH</sub> I			0	20	50	ns

## Switching Characteristics (Notes 5, 10) (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions	Reference	Min	Тур	Max	Units
RECEIVER	RECEIVER CHARACTERISTICS						
t <sub>PLZ</sub>	Output Disable Time	C <sub>L</sub> = 15 pF			50	150	ns
t <sub>PHZ</sub>		DE = H	Figures 14, 15, 16		55	150	ns
t <sub>PZL</sub>	Output Enable Time		1 igures 14, 15, 10		40	150	ns
t <sub>PZH</sub>					45	150	ns
t <sub>PSH</sub>	Receiver Enable from Sleep	C <sub>L</sub> = 15 pF	Figures 14, 16	70	97	250	ns
	Mode to Output High	(Note 11)					
t <sub>PSL</sub>	Receiver Enable from Sleep	C <sub>L</sub> = 15 pF	Figures 14, 15	70	95	250	ns
	Mode to Output Low	(Note 11)					

**Note 3:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 4: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD1</sub> and V<sub>OD2</sub>.

Note 5: All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$ .

 $\textbf{Note 6:} \ \ \text{Delta} \ \ |V_{OD2}| \ \ \text{and} \ \ |V_{OC}| \ \ \text{are changes in magnitude of } V_{OD2} \ \ \text{and } V_{OC} \ \ , \ \text{respectively, that occur when input changes state.}$ 

Note 7: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 8: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 9:  $I_{IN}$  includes the receiver input current and driver TRI-STATE leakage current.

Note 10:  $C_L$  includes probe and jig capacitance.

Note 11: For enable from sleep mode delays DE = L and RE\* = H for greater than 600 ns prior to test (device is in sleep mode).

Note 12: For complete details of test, see RS-485.

#### **Parameter Measurement Information**




FIGURE 1. Driver V<sub>OD2</sub> and V<sub>OC</sub>




FIGURE 2. Driver V<sub>OD3</sub>




FIGURE 3. Driver V<sub>OH</sub> and V<sub>OL</sub>




FIGURE 4. Driver I<sub>OSD</sub>




FIGURE 5. Driver Differential Propagation Delay Test Circuit




FIGURE 6. Driver Differential Propagation Delays and Differential Rise and Fall Times




FIGURE 7. TRI-STATE and Sleep Mode Test Circuit ( $t_{\rm PZH},\,(t_{\rm PSH}),\,t_{\rm PHZ}$ )




FIGURE 8. TRI-STATE and Sleep Mode Waveforms (tpzH, (tpsH), tpHz)




FIGURE 9. TRI-STATE and Sleep Mode Test Circuit  $(t_{\rm PZL},\,(t_{\rm PSL}),\,t_{\rm PLZ})$ 




FIGURE 10. TRI-STATE and Sleep Mode Waveforms  $(t_{\rm PSL},\,(t_{\rm PSL}),\,t_{\rm PLZ})$ 




FIGURE 11. Receiver  $\rm V_{OH}$  and  $\rm V_{OL}$ 




FIGURE 12. Receiver Differential Propagation Delay Test Circuit




FIGURE 13. Receiver Differential Propagation Delay Waveforms




FIGURE 14. Receiver TRI-STATE and Sleep Mode Test Circuit




FIGURE 15. Receiver Enable and Disable Waveforms ( $t_{PLZ}$ ,  $t_{PZL}$ , ( $t_{PSL}$ ))




FIGURE 16. Receiver Enable and Disable Waveforms ( $t_{PHZ}$ ,  $t_{PZH}$ , ( $t_{PSH}$ ))




FIGURE 17. Entering Sleep Mode Conditions

# **Typical Application Information**




FIGURE 18. Typical RS-485 Bus Interface

**TABLE 1. Device Pin Descriptions** 

Pin No.	Name	Description
1	RO	Receiver Output: When RE (Receiver Enable) is LOW, the receiver is enabled (ON), if DO/RI ≥
		DO*/RI* by 200 mV, RO will be HIGH. If DO/RI ≤ DO*/RI* by 200 mV, RO will be LOW. Additionally
		RO will be HIGH for OPEN (Non-terminated) Inputs.
2	RE*	Receiver Output Enable: When RE* is LOW the receiver output is enabled. When RE* is HIGH, the
		receiver output is in TRI-STATE (OFF). When RE* is HIGH and DE is LOW, the device will enter a
		low-current sleep mode after 600 ns.
3	DE	Driver Output Enable: When DE is HIGH, the driver outputs are enabled. When DE is LOW, the
		driver outputs are in TRI-STATE (OFF). When RE* is HIGH and DE is LOW, the device will enter a
		low-current sleep mode after 600 ns.
4	DI	Driver Input: When DE (Driver Enable) is HIGH, the driver is enabled, if DI is LOW, then DO/RI will
		be LOW and DO*/RI* will be HIGH. If DI is HIGH, then DO/RI is HIGH and DO*/RI* is LOW.
5	GND	Ground Connection.
6	DO/RI	Driver Output/Receiver Input, 485 Bus Pin.
7	DO*/RI*	Driver Output/Receiver Input, 485 Bus Pin.
8	$V_{CC}$	Positive Power Supply Connection: Recommended operating range for V <sub>CC</sub> is +4.75V to +5.25V.

#### **Unit Load**

A unit load for an RS-485 receiver is defined by the input current versus the input voltage curve. The gray shaded region is the defined operating range from -7V to +12V. The top border extending from -3V at 0 mA to +12V at +1 mA is defined as one unit load. Likewise, the bottom border extending from +5V at 0 mA to -7V at -0.8 mA is also defined as one unit load (see Figure 19). An RS-485 driver is capable of driving up to 32 unit loads. This allows up to 32 nodes on a single bus. Although sufficient for many applications, it is sometimes desirable to have even more nodes. For example, an aircraft that has 32 rows with 4 seats per row would benefit from having 128 nodes on one bus. This would allow signals to be transferred to and from each individual seat to 1 main station. Usually there is one or two less seats in the last row of the aircraft near the restrooms and food storage area. This frees the node for the main station.

The DS36C278, the DS36C279, and the DS36C280 all have  $\frac{1}{2}$  unit load and  $\frac{1}{4}$  unit load (UL) options available. These devices will allow up to 64 nodes or 128 nodes guaranteed over temperature depending upon which option is selected. The  $\frac{1}{2}$  UL option is available in industrial temperature and the  $\frac{1}{4}$  UL is available in commercial temperature.

First, for a  $\frac{1}{2}$  UL device the top and bottom borders shown in *Figure 19* are scaled. Both 0 mA reference points at +5V and -3V stay the same. The other reference points are +12V at +0.5 mA for the top border and -7V at -0.4 mA for the bottom border (see *Figure 19*). Second, for a  $\frac{1}{4}$  UL device the top and bottom borders shown in *Figure 19* are scaled also. Again, both 0 mA reference points at +5V and -3V stay the same. The other reference points are +12V at +0.25 mA for the top border and -7V at -0.2 mA for the bottom border (see *Figure 19*).

The advantage of the ½ UL and ¼ UL devices is the increased number of nodes on one bus. In a single master multi-slave type of application where the number of slaves exceeds 32, the DS36C278/279/280 may save in the cost of extra devices like repeaters, extra media like cable, and/or extra components like resistors.




FIGURE 19. Input Current vs Input Voltage Operating Range

The DS36C279 and DS36C280 have an additional feature which offers more advantages. The DS36C279 has an automatic sleep mode function for power conscious applications. The DS36C280 has a slew rate control for EMI conscious applications. Refer to the sleep mode and slew rate control portion of the application information section in the corresponding datasheet for more information on these features.

#### Sleep Mode


The DS36C279 features an automatic shutdown mode that allows the device to save power when not transmitting data. Since the shutdown mode is automatic, no external components are required. It may be used as little or as much as the application requires. The more the feature is utilized, the more power it saves.


The sleep mode is automatically entered when both the driver and receiver are disabled. This occurs when both the DE pin is asserted to a logic low and the RE\* pin is asserted to a logic high. Once both pins are asserted the device will enter sleep mode typically in 50 ns. The DS36C279 is guaranteed to go into sleep mode within 600 ns after both pins are asserted. The device wakes up (comes out of sleep mode) when either the DE pin is asserted to a logic high and/or the RE\* pin is asserted to a logic low. After the device enters sleep mode it will take longer for the device to wake up than it does for the device to enable from TRI-STATE. Refer to datasheet specifications  $t_{\rm PSL}$  and  $t_{\rm PSH}$  and compare with  $t_{\rm PZL}$  and  $t_{\rm PZH}$  for timing differences.


The benefit of the DS36C279 is definitely its power savings. When active the device has a maximum  $I_{\rm CC}$  of 500  $\mu A.$  When in sleep mode the device has a maximum  $I_{\rm CC}$  of only 10  $\mu A,$  which is 50 times less power than when active. The  $I_{\rm CC}$  when the device is active is already very low but when in sleep mode the  $I_{\rm CC}$  is ultra low.

### Physical Dimensions inches (millimeters)

unless otherwise noted







8-Lead (0.150" Wide) Molded Small Outline Package, JEDEC Order Number DS36C279M or DS36C279TM NS Package Number M08A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560