# ISL8487E, ISL81487L, ISL81487E

# intersil

## Data Sheet

## February 27, 2006

```
FN6051.7
```

## *±*15kV ESD Protected, 1/8 Unit Load, 5V, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers

These Intersil RS-485/RS-422 devices are ESD protected, fractional unit load (UL), BiCMOS, 5V powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication. Each driver output/ receiver input is protected against ±15kV ESD strikes, without latch-up. Unlike competitive devices, this Intersil family is specified for 10% tolerance supplies (4.5V to 5.5V).

All devices present a 1/8 "unit load" to the RS-485 bus, which allows up to 256 transceivers on the network for large node count systems (e.g., process automation, remote meter reading systems). In a remote utility meter reading system, individual (apartments for example) utility meter readings are routed to a concentrator via an RS-485 network, so the high allowed node count minimizes the number of repeaters required to network all the meters. Data for all meters is then read out from the concentrator via a single access port, or a wireless link.

Slew rate limited drivers on the ISL8487E and ISL81487L reduce EMI, and minimize reflections from improperly terminated transmission lines, or unterminated stubs in multidrop and multipoint applications. Data rates up to 250kbps are achievable with these devices.

Data rates up to 5Mbps are achievable by using the ISL81487E, which features higher slew rates.

Receiver (Rx) inputs feature a "fail-safe if open" design, which ensures a logic high Rx output if Rx inputs are floating.

Driver (Tx) outputs are short circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.

These half duplex devices multiplex the Rx inputs and Tx outputs to allow transceivers with Rx and Tx disable functions in 8 lead packages.

## Features

- RS-485 I/O Pin ESD Protection ...... ±15kV HBM
  Class 3 ESD Level on all Other Pins ...... >7kV HBM
- Fractional Unit Load Allows up to 256 Devices on the Bus
- Specified for 10% Tolerance Supplies
- High Data Rate Version (ISL81487E) ..... up to 5Mbps
- Slew Rate Limited Versions for Error Free Data Transmission (ISL8487E, ISL81487L).....up to 250kbps
- Low Current Shutdown Mode (Except ISL81487E). . . 0.5μA
- -7V to +12V Common Mode Input Voltage Range
- Three State Rx and Tx Outputs
- 30ns Propagation Delays, 5ns Skew (ISL81487E)
- Half Duplex Pinouts
- Operate from a Single +5V Supply (10% Tolerance)
- Current Limiting and Thermal Shutdown for Driver Overload Protection
- Pin Compatible Replacements for: MAX487E, (ISL8487E); LTC1487, ADM1487 (ISL81487L); MAX1487E, ST485ER (ISL81487E)
- · Pb-Free Plus Anneal Available (RoHS Compliant)

## Applications


- High Node Count Networks
- Automated Utility Meter Reading Systems
- Factory Automation
- Security Networks
- · Building Environmental Control Systems
- · Industrial/Process Control Networks

PART NUMBER	HALF/FULL DUPLEX	NO. OF DEVICES ALLOWED ON BUS	DATA RATE (Mbps)	SLEW-RATE LIMITED?	RECEIVER/ DRIVER ENABLE?	QUIESCENT I <sub>CC</sub> (µA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL8487E	Half	256	0.25	Yes	Yes	120	Yes	8
ISL81487L	Half	256	0.25	Yes	Yes	120	Yes	8
ISL81487E	Half	256	5	No	Yes	350	No	8

#### TABLE 1. SUMMARY OF FEATURES

## Pinout

ISL8487E, ISL81487L, ISL81487E (PDIP, SOIC) TOP VIEW



## **Ordering Information**

PART NO. (BRAND)	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL8487EIB*	8487EIB	-40 to 85	8 Ld SOIC	M8.15
ISL8487EIBZ* (Note)	8487EIBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL8487EIP	ISL8487EIP	-40 to 85	8 Ld PDIP	E8.3
ISL8487EIPZ (Note)	8487EIPZ	-40 to 85	8 Ld PDIP** (Pb-free)	E8.3
ISL81487LIB*	81487LIB	-40 to 85	8 Ld SOIC	M8.15
ISL81487LIBZ* (Note)	81487LIBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL81487LIP	ISL81487LIP	-40 to 85	8 Ld PDIP	E8.3
ISL81487LIPZ (Note)	81487LIPZ	-40 to 85	8 Ld PDIP** (Pb-free)	E8.3
ISL81487EIB*	81487EIB	-40 to 85	8 Ld SOIC	M8.15
ISL81487EIBZ* (Note)	81487EIBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL81487EIP	ISL81487EIP	-40 to 85	8 Ld PDIP	E8.3
ISL81487EIPZ (Note)	ISL81487EIPZ	-40 to 85	8 Ld PDIP** (Pb-free)	E8.3

\*Add "-T" suffix to part number for tape and reel packaging. \*\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## **Truth Tables**

TRANSMITTING							
	INPUTS	OUTPUTS					
RE	DE	DI	Z	Y			
Х	1	1	0	1			
Х	1	0	1	0			
0	0	Х	High-Z	High-Z			
1	0	Х	High-Z *	High-Z *			

\*Shutdown Mode for ISL8487E, ISL81487L (See Note 7)

RECEIVING						
	OUTPUT					
RE	DE	A-B	RO			
0	0	≥ +0.2V	1			
0	0	≤ -0.2V	0			
0	0	Inputs Open	1			
1	0	Х	High-Z *			
1	1	Х	High-Z			

\*Shutdown Mode for ISL8487E, ISL81487L (See Note 7)


intersil

## **Pin Descriptions**

PIN	FUNCTION
RO	Receiver output: If A > B by at least 0.2V, RO is high; If A < B by 0.2V or more, RO is low; RO = High if A and B are unconnected (floating).
RE	Receiver output enable. RO is enabled when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high.
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	±15kV HBM ESD Protected, RS-485/422 level, noninverting receiver input and non-inverting driver output. Pin is an input (A) if DE = 0; pin is an output (Y) if DE = 1.
B/Z	±15kV HBM ESD Protected, RS-485/422 level, inverting receiver input and inverting driver output. Pin is an input (B) if DE = 0; pin is an output (Z) if DE = 1.
V <sub>CC</sub>	System power supply input (4.5V to 5.5V).

## **Typical Operating Circuits**

ISL8487E, ISL81487L, ISL81487E



#### **Absolute Maximum Ratings**

V <sub>CC</sub> to Ground
DI, DE, RE
Input/Output Voltages
A/Y, B/Z
RO0.5V to (V <sub>CC</sub> +0.5V)
Short Circuit Duration
Y, Z Continuous
ESD Rating See Specification Table

## **Operating Conditions**

Temperature Range

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
8 Ld SOIC Package	170
8 Ld PDIP Package*	
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65	°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN	ТҮР	МАХ	UNITS
DC CHARACTERISTICS								
Driver Differential V <sub>OUT</sub> (no load)	V <sub>OD1</sub>			Full	-	-	V <sub>CC</sub>	V
Driver Differential V <sub>OUT</sub> (with load)	V <sub>OD2</sub>	R = 50Ω (RS-422), (Fig	ure 1)	Full	2	3	-	V
		R = 27Ω (RS-485), (Fig	ure 1)	Full	1.5	2.3	5	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	$\Delta V_{OD}$	R = 27Ω or 50Ω, (Figure 1)		Full	-	0.01	0.2	V
Driver Common-Mode V <sub>OUT</sub>	V <sub>OC</sub>	R = $27\Omega$ or $50\Omega$ , (Figure 1)		Full	-	-	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	$\Delta V_{OC}$	R = 27Ω or 50Ω, (Figure 1)		Full	-	0.01	0.2	V
Logic Input High Voltage	VIH	DE, DI, RE		Full	2	-	-	V
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, RE		Full	-	-	0.8	V
Logic Input Current	I <sub>IN1</sub>	DE, DI, RE		Full	-2	-	2	μA
Input Current (A/Y, B/Z), (Note 10)	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 4.5 to 5.5V	V <sub>IN</sub> = 12V	Full	-	-	140	μA
			V <sub>IN</sub> = -7V	Full	-	-	-120	μA
	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 0V	V <sub>IN</sub> = 12V	Full	-	-	180	μA
			V <sub>IN</sub> = -7V	Full	-	-	-100	μA
Receiver Differential Threshold Voltage	$V_{\text{TH}}$	$-7V \leq V_{CM} \leq 12V$		Full	-0.2	-	0.2	V
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V		25	-	70	-	mV
Receiver Output High Voltage	VOH	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200mV		Full	3.5	-	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200mV		Full	-	-	0.4	V
Three-State (high impedance) Receiver Output Current	I <sub>OZR</sub>	$0.4V \le V_O \le 2.4V$		Full	-	-	±1	μA
Receiver Input Resistance	R <sub>IN</sub>	$-7V \le V_{CM} \le 12V$		Full	96	-	-	kΩ

## **Electrical Specifications**

Test Conditions: V<sub>CC</sub> = 4.5V to 5.5V; Unless Otherwise Specified. Typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, (Note 2) **(Continued)** 

PARAMETER	PARAMETER SYMBOL TEST CONDITIONS		TEMP (°C)	MIN	ТҮР	МАХ	UNITS	
No-Load Supply Current, (Note 3)	ICC	ISL81487E, DI, RE = 0V	DE = V <sub>CC</sub>	Full	-	400	500	μA
		or V <sub>CC</sub>	DE = 0V	Full	-	350	420	μA
		ISL8487E, ISL81487L,	DE = V <sub>CC</sub>	Full	-	160	200	μA
		DI, $\overline{RE} = 0V$ or $V_{CC}$	DE = 0V	Full	-	120	145	μA
Shutdown Supply Current	I <sub>SHDN</sub>	(Note 7), DE = 0V, RE =	V <sub>CC</sub> , DI = 0V or V <sub>CC</sub>	Full	-	0.5	8	μA
Driver Short-Circuit Current, V <sub>O</sub> = High or Low	I <sub>OSD1</sub>	DE = V <sub>CC</sub> , -7V $\leq$ V <sub>Y</sub> or V	$V_Z \le 12V$ , (Note 4)	Full	35	-	250	mA
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \le V_O \le V_{CC}$		Full	7	-	85	mA
SWITCHING CHARACTERISTICS	(ISL81487E)				1	1		.1
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, (Figure 2)	Full	15	24	50	ns
Driver Output Skew	t <sub>SKEW</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, (Figure 2)	Full	-	3	10	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, (Figure 2)	Full	3	12	25	ns
Driver Enable to Output High	tzH	$C_{L} = 100 \text{pF}, \text{SW} = \text{GND},$		Full	-	14	70	ns
Driver Enable to Output Low	tzL	$C_{L} = 100 \text{pF}, \text{SW} = V_{CC},$		Full	-	14	70	ns
Driver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND, (	Figure 2)	Full	-	44	70	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$C_{L} = 15 \text{pF}, \text{SW} = V_{CC}, (H)$	Figure 2)	Full	-	21	70	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 4)		Full	30	90	150	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	tskd	(Figure 4)		25	-	5	-	ns
Receiver Enable to Output High	tzH	$C_L = 15pF$ , SW = GND, (Figure 5)		Full	-	9	50	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$C_L = 15pF, SW = V_{CC}, (Figure 5)$		Full	-	9	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$C_L$ = 15pF, SW = GND, (Figure 5)		Full	-	9	50	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$C_L = 15pF, SW = V_{CC}, (Figure 5)$		Full	-	9	50	ns
Maximum Data Rate	f <sub>MAX</sub>			Full	5	-	-	Mbp
SWITCHING CHARACTERISTICS								
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, (Figure 2)	Full	250	650	2000	ns
Driver Output Skew	t <sub>SKEW</sub>	$R_{\text{DIFF}} = 54\Omega, C_{\text{I}} = 100p$		Full	-	160	800	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{\text{DIFF}} = 54\Omega, C_{\text{L}} = 100p$		Full	250	900	2000	ns
Driver Enable to Output High	tzH	$C_{I} = 100 \text{pF}, \text{SW} = \text{GND},$		Full	250	1000	2000	ns
Driver Enable to Output Low	t <sub>ZL</sub>	$C_{L} = 100 \text{pF}, \text{SW} = V_{CC},$	(Figure 3, Note 5)	Full	250	860	2000	ns
Driver Disable from Output High	t <sub>HZ</sub>	$C_{I} = 15 \text{pF}, \text{SW} = \text{GND}, ($		Full	300	660	3000	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$C_{L} = 15 \text{pF}, \text{SW} = V_{CC}, (H)$	Figure 3)	Full	300	640	3000	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 4)		Full	250	500	2000	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	tSKD	(Figure 4)		25	-	60	-	ns
Receiver Enable to Output High	tzH	C <sub>L</sub> = 15pF, SW = GND, (	Figure 5, Note 6)	Full	-	10	50	ns
Receiver Enable to Output Low	tzL	$C_L = 15pF$ , SW = $V_{CC}$ , (Figure 5, Note 6)		Full	-	10	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$C_L = 15pF, SW = GND, (Figure 5)$		Full	-	10	50	ns
Receiver Disable from Output Low	tLZ	$C_L = 15pF, SW = V_{CC}$ , (Figure 5)		Full	-	10	50	ns
Maximum Data Rate	f <sub>MAX</sub>			Full	250	-	-	kbps
Time to Shutdown	tSHDN	(Note 7)		Full	50	120	600	ns
Driver Enable from Shutdown to Output High	tzh(SHDN)	$C_L = 100 \text{pF}, \text{SW} = \text{GND}, (\text{Figure 3, Notes 7, 8})$		Full	-	1000	2000	ns
Driver Enable from Shutdown to Output Low	tzl(SHDN)	$C_L$ = 100pF, SW = V <sub>CC</sub> ,	(Figure 3, Notes 7, 8)	Full	-	1000	2000	ns

## ISL8487E, ISL81487L, ISL81487E

#### **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 4.5V to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C, (Note 2) (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN	ТҮР	МАХ	UNITS
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	C <sub>L</sub> = 15pF, SW = GND, (Figure 5, Notes 7, 9)	Full	-	800	2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$C_L$ = 15pF, SW = $V_{CC}$ , (Figure 5, Notes 7, 9)	Full	-	800	2500	ns
SWITCHING CHARACTERISTICS	(ISL81487L)	L	1 1			1	
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_{DIFF}$ = 54 $\Omega$ , $C_{L}$ = 100pF, (Figure 2)	Full	150	650	1200	ns
Driver Output Skew	t <sub>SKEW</sub>	$R_{DIFF} = 54\Omega$ , $C_{L} = 100pF$ , (Figure 2)	Full	-	160	600	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100pF$ , (Figure 2)	Full	250	900	1200	ns
Driver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 100pF, SW = GND, (Figure 3, Note 5)	Full	100	1000	1500	ns
Driver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> , (Figure 3, Note 5)	Full	100	1000	1500	ns
Driver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND, (Figure 3)	Full	150	750	1500	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$C_L = 15pF, SW = V_{CC}, (Figure 3)$	Full	150	750	1500	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 4)	Full	30	175	250	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 4)	25	-	13	-	ns
Receiver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 15pF, SW = GND, (Figure 5, Note 6)	Full	-	10	50	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$C_L$ = 15pF, SW = V <sub>CC</sub> , (Figure 5, Note 6)	Full	-	10	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND, (Figure 5)	Full	-	10	50	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$C_L = 15pF, SW = V_{CC}, (Figure 5)$	Full	-	10	50	ns
Maximum Data Rate	f <sub>MAX</sub>		Full	250	-	-	kbps
Time to Shutdown	t <sub>SHDN</sub>	(Note 7)	Full	50	140	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	C <sub>L</sub> = 100pF, SW = GND, (Figure 3, Notes 7, 8)	Full	-	1100	2000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> , (Figure 3, Notes 7, 8)	Full	-	1000	2000	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	C <sub>L</sub> = 15pF, SW = GND, (Figure 5, Notes 7, 9)	Full	-	900	2000	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$C_L$ = 15pF, SW = V <sub>CC</sub> , (Figure 5, Notes 7, 9)	Full	-	900	2000	ns
ESD PERFORMANCE		1	11		1	1	
RS-485 Pins (A/Y, B/Z)		Human Body Model	25	-	±15	-	kV
All Other Pins			25	-	>±7	-	kV

NOTES:

- 2. Currents into device pins are positive; currents out of device pins are negative. Voltages are referenced to ground unless otherwise specified.
- 3. Supply current specification is valid for loaded drivers when DE = 0V.
- 4. Applies to peak current. See "Typical Performance Curves" for more information.
- 5. When testing the ISL8487E and ISL81487L, keep  $\overline{RE}$  = 0 to prevent the device from entering SHDN.
- 6. When testing the ISL8487E and ISL81487L, the RE signal high time must be short enough (typically <200ns) to prevent the device from entering SHDN.
- 7. The ISL8487E and ISL81487L are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 50ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low-Power Shutdown Mode" section.
- 8. Keep  $\overline{RE} = V_{CC}$ , and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 9. Set the RE signal high time >600ns to ensure that the device enters SHDN.

6

10. Devices meeting these limits are denoted as "1/8 unit load (1/8 UL)" transceivers. The RS-485 standard allows up to 32 Unit Loads on the bus, so there can be 256 1/8 UL devices on a bus.

## Test Circuits and Waveforms




FIGURE 1. DRIVER  $V_{\mbox{OD}}$  AND  $V_{\mbox{OC}}$ 






FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES


SIGNAL GENERATOR

(SHDN) for ISL8487E and ISL81487L only.

PARAMETER	OUTPUT	RE	DI	SW	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	15
t <sub>LZ</sub>	Y/Z	Х	0/1	V <sub>CC</sub>	15
t <sub>ZH</sub>	Y/Z	0 (Note 5)	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0 (Note 5)	0/1	V <sub>CC</sub>	100
tzh(SHDN)	Y/Z	1 (Note 7)	1/0	GND	100
t <sub>ZL(SHDN)</sub>	Y/Z	1 (Note 7)	0/1	V <sub>CC</sub>	100



7





#### FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES


intersil

## Test Circuits and Waveforms (Continued)











(SHDN) for ISL8487E and ISL81487L only.

PARAMETER	DE	Α	sw
t <sub>HZ</sub>	0	+1.5V	GND
t <sub>LZ</sub>	0	-1.5V	V <sub>CC</sub>
t <sub>ZH</sub> (Note 6)	0	+1.5V	GND
t <sub>ZL</sub> (Note 6)	0	-1.5V	V <sub>CC</sub>
t <sub>ZH(SHDN)</sub> (Note 7)	0	+1.5V	GND
t <sub>ZL(SHDN)</sub> (Note 7)	0	-1.5V	V <sub>CC</sub>









## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a pointto-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle

8

ground potential differences, as well as voltages induced in the cable by external fields.

### **Receiver Features**

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is  $\pm 200$ mV, as required by the RS-422 and RS-485 specifications.

Receiver input resistance of 96k $\Omega$  surpasses the RS-422 spec of 4k $\Omega$ , and is eight times the RS-485 "Unit Load (UL)" requirement of 12k $\Omega$  minimum. Thus, these products are known as "one-eighth UL" transceivers, and there can be up to 256 of these devices on a network while still complying with the RS-485 loading spec.

Receiver inputs function with common mode voltages as great as  $\pm$ 7V outside the power supplies (i.e., +12V and -7V), making them ideal for long networks where induced voltages are a realistic concern.

All the receivers include a "fail-safe if open" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating).

Receivers easily meet the data rates supported by the corresponding driver, and receiver outputs are three-statable via the active low  $\overline{\mathsf{RE}}$  input.

### **Driver Features**

The RS-485/422 driver is a differential output device that delivers at least 1.5V across a 54 $\Omega$  load (RS-485), and at least 2V across a 100 $\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI.

Driver outputs are three-statable via the active high DE input.

The ISL8487E and ISL81487L driver outputs are slew rate limited to minimize EMI, and to minimize reflections in unterminated or improperly terminated networks. Data rate on these slew rate limited versions is a maximum of 250kbps. ISL81487E drivers are not limited, so faster output transition times allow data rates of at least 5Mbps.

## Data Rate, Cables, and Terminations

RS-485/422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 5Mbps are limited to lengths less than a few hundred feet, while the 250kbps versions can operate at full data rates with lengths in excess of 1000'.

Twisted pair is the cable of choice for RS-485/422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

To minimize reflections, proper termination is imperative when using the 5Mbps device. Short networks using the 250kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

### **Built-In Driver Overload Protection**

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. These devices meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

9

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. Additionally, these devices utilize a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply.

In the event of a major short circuit condition, these devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15 degrees. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

# Low Power Shutdown Mode (Excluding ISL81487E)

These CMOS transceivers all use a fraction of the power required by their bipolar counterparts, but the ISL8487E and ISL81487L include a shutdown feature that reduces the already low quiescent I<sub>CC</sub> to a 500nA trickle. They enter shutdown whenever the receiver and driver are *simultaneously* disabled ( $\overline{RE} = V_{CC}$  and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 50ns guarantees that shutdown is not entered.

Note that receiver and driver enable times increase when enabling from shutdown. Refer to Notes 5-9, at the end of the Electrical Specification table, for more information.

## ESD Protection

All pins on these interface devices include class 3 Human Body Model (HBM) ESD protection structures, but the RS-485 pins (driver outputs and receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of ±15kV HBM. The RS-485 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, protect without allowing any latchup mechanism to activate, and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present.


intersil


### Human Body Model Testing


As the name implies, this test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge stored on a 100pF capacitor through a  $1.5k\Omega$  current limiting resistor into the pin under test. The

HBM method determines an IC's ability to withstand the ESD events typically present during handling and manufacturing.


The RS-485 pin survivability on this high ESD family has been characterized to be in excess of  $\pm 15 \text{kV}$ , for discharges to GND.



















FIGURE 9. SUPPLY CURRENT vs TEMPERATURE




# **Typical Performance Curves** V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, ISL8487E, ISL81487L and ISL81487E; Unless Otherwise Specified (Continued)

Downloaded from Elcodis.com electronic components distributor

# **Typical Performance Curves** V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, ISL8487E, ISL81487L and ISL81487E; Unless Otherwise Specified (Continued)





## **Die Characteristics**

### SUBSTRATE POTENTIAL (POWERED UP):

GND


### TRANSISTOR COUNT:

518

#### PROCESS:

Si Gate CMOS

## Dual-In-Line Plastic Packages (PDIP)



#### NOTES:


- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

#### E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.300 BSC		7.62 BSC		6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
Ν	8		8		9

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

#### **M8.15** (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8		8		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

