FAIRCHILD

SEMICONDUCTOR

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

General Description

This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates 5V TTL/CMOS signal levels to LVDS levels with a typical differential output swing of 350 mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1531 can be paired with its companion receiver, the FIN1532, or with any other Fairchild LVDS receiver.

Features

- Greater than 400Mbs data rate
- 5V power supply operation
- 400ps max differential pulse skew
- 2.0ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Meets or exceeds the TIA/EIA-644 LVDS standard

August 2001

Revised August 2001

- Pin compatible with equivalent RS-422 and PECL devices
- 16-Lead SOIC and TSSOP packages save space


Ordering Code:

| Order Number | Package Number | Package Description |
|------------------------|---------------------------|--|
| FIN1531M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| FIN1531MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| Devices also available | in Tape and Reel. Specify | by appending the suffix letter "X" to the ordering code. |

Function Table

| Input | | | Out | puts |
|-------|----|-----------------|---------------------|-------------------|
| EN | EN | D _{IN} | D _{OUT+} | D _{OUT-} |
| Н | Х | Н | Н | L |
| Н | Х | L | L | Н |
| Н | Х | OPEN | L | Н |
| Х | L | Н | Н | L |
| Х | L | L | L | Н |
| Х | L | OPEN | L | Н |
| L | Н | Х | Z | Z |
| | | | ic Level bedance | |

Connection Diagram



Pin Descriptions

| Pin Name | Description |
|---|-----------------------------|
| Fill Naille | Description |
| D _{IN1} , D _{IN2} , D _{IN3} , D _{IN4} | 5V TTL/CMOS Data Input |
| 00111 0012 00101 00111 | Non-inverting LVDS Output |
| D _{OUT1-} , D _{OUT2-} , D _{OUT3-} , D _{OUT4-} | Inverting LVDS Output |
| EN | Driver Enable Pin |
| EN | Inverting Driver Enable Pin |
| V _{CC} | Power Supply |
| GND | Ground |

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | -0.5V to +6V |
|---|-----------------------------------|
| DC Input Voltage (V _{IN}) | -0.5V to +6V |
| DC Output Voltage (V _{OUT}) | -0.5V to +6V |
| Driver Short Circuit Current (IOSD) | Continuous |
| Storage Temperature Range (T _{STG}) | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Max Junction Temperature (T _J) | 150°C |
| Lead Temperature (T _L) | |
| (Soldering, 10 seconds) | 260°C |
| ESD (Human Body Model) | ≥ 8000V |
| ESD (Machine Model) | ≥ 400V |

Recommended Operating Conditions

| Supply Voltage (V _{CC}) | 4.5V to 5.5V |
|---|----------------------------------|
| Input Voltage (V _{IN}) | 0 to V _{CC} |
| Operating Temperature (T _A) | $-40^{\circ}C$ to $+85^{\circ}C$ |

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ (Note 2) | Max | Units |
|------------------|---|---|-------|-----------------|-----------------|-------|
| V _{OD} | Output Differential Voltage | | 250 | 350 | 450 | mV |
| ΔV _{OD} | V _{OD} Magnitude Change from Differential LOW-to-HIGH | $RL = 100\Omega$, driver enabled, See Figure 1 | | | 25 | mV |
| V _{OS} | Offset Voltage | 7 | 1.125 | 1.25 | 1.375 | V |
| ΔV _{OS} | Offset Magnitude Change from Differential LOW-to-HIGH | | | | 25 | mV |
| I _{OFF} | Power Off Output Current | $V_{CC} = 0V, V_{OUT} = 5.5V$ | | | 50 | μΑ |
| l _{os} | Short Circuit Output Current | $V_{OUT} = 0V$, Driver Enabled $V_{OD} = 0V$, Driver Enabled | | | 6 ±6 | mA |
| VIH | Input HIGH Voltage | | 2.0 | | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | GND | | 0.8 | V |
| I _{IN} | Input Current | $V_{IN} = 0V \text{ or } V_{CC}$ | | | ±20 | μA |
| I(OFF) | Power-OFF Input Current | $V_{CC} = 0V, V_{IN} = 5.5V$ | | | 50 | μΑ |
| l _{oz} | Disabled Output Leakage Current | $EN = 0.8V, \overline{EN} = 2.0V,$ $V_{OUT} = 0V \text{ or } 7V$ | | | ±20 | μΑ |
| V _{IK} | Input Clamp Voltage | I _{IK} = -18 mA | -1.5 | -0.8 | | V |
| сс | Power Supply Current | No Load, $V_{IN} = 0V$ or V_{CC} , Driver Enabled | | 3.3 | 6 | |
| | | $R_L = 100\Omega$, Driver Disabled | | 3.4 | 6 | mA |
| | | $R_L = 100\Omega$, $V_{IN} = 0V$ or V_{CC} , Driver Enabled | | 18 | 26 | |
| C _{IN} | Input Capacitance | | | 7 | | pF |
| C _{OUT} | Output Capacitance | | | 4.5 | | pF |

Note 2: All typical values are at T_A = 25°C and with V_{CC} = 5.0V.

www.fairchildsemi.com

| Symbol | Parameter | Test Conditions | Min | Typ (Note 3) | Мах | Units |
|--|---|-------------------------------------|-----|-----------------|-----|-------|
| t _{PLHD} | Differential Propagation Delay LOW-to-HIGH | | 0.5 | 1.4 | 2.0 | ns |
| t _{PHLD} | Differential Propagation Delay HIGH-to-LOW | R_L = 100 Ω, C_L = 10 pF, | 0.5 | 1.4 | 2.0 | ns |
| t _{TLHD} | Differential Output Rise Time (20% to 80%) | See Figure 2 and Figure 3 (Note 7) | 0.6 | 0.8 | 1.2 | ns |
| t _{THLD} | Differential Output Fall Time (80% to 20%) | 1 | 0.6 | 0.8 | 1.2 | ns |
| t _{SK(P)} | Pulse Skew t _{PLH} - t _{PHL} | 1 | | | 0.4 | ns |
| t _{SK(LH)} , t _{SK(HL)} | Channel-to-Channel Skew (Note 4) | | | | 0.3 | ns |
| t _{SK(PP)} | Part-to-Part Skew (Note 5) | Ī | | | 1.0 | ns |
| f _{MAX} | Maximum Frequency(Note 6) | Ī | 200 | 250 | | ns |
| t _{ZHD} | LVTTL Output Enable Time from Z to HIGH | $R_L = 100\Omega, \ C_L = 10 \ pF,$ | | | 5.0 | ns |
| t _{ZLD} | LVTTL Output Enable Time from Z to LOW | See Figure 4 and Figure 5 (Note 7) | | 1 | 5.0 | ns |
| t _{HZD} | LVTTL Output Disable Time from HIGH to Z | 1 | | 1 | 5.0 | ns |
| t _{LZD} | LVTTL Output Disable Time from LOW to Z | 1 5 | | 1 | 5.0 | ns |

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 5V$.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, 0V to 3V, 50% Duty Cycle; Output $V_{OD} > 250$ mV, 45% to 55% Duty Cycle; all output channels switching in phase.

Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading.

FIN1531

FIN1531

