Data Sheet, Revision 3.1, Sep. 19th, 2006

# System Basis Chip TLE 6263-3G

Integrated LS-CAN, LDO and HS-Switch

Automotive and Industrial



Never stop thinking.



# System Basic Chip

TLE6263-3G

## Data Sheet

- Standard fault tolerant differential CAN-transceiver
- · Bus failure management
- Low power mode management
- · Receive only mode for CAN
- CAN data transmission rate up to 125 kBaud
- Low-dropout voltage 5V regulator
- High side switch
- · 2 wake-up inputs
- · Power on and under-voltage reset generator
- Window watchdog
- · Fail-safe output
- Early warning feature (V<sub>CC</sub> warning)
- Sense comparator input (V<sub>INT</sub> warning)
- Standard 8 bit SPI-interface
- Flash program mode
- · Wide input voltage range
- Wide temperature range
- Enhanced power P-DSO-Package

Туре	Ordering Code	Package
TLE 6263-3G	on reqest	P-DSO-28-18

#### 2 Description

The TLE 6263 is a monolithic integrated circuit in an enhanced power P-DSO-28-18 package. The IC is optimized for use in advanced automotive electronic control units for body and convenience applications.

To support this applications the TLE 6263 covers the main smart power functions such as failure tolerant low speed CAN-transceiver for differential mode data transmission, low dropout voltage regulator (LDO) for internal and external 5V supply as well as a SPI (serial peripheral interface) to control and monitor the IC. Further there are integrated additional features like a high side switch that can be used e.g. for cyclic supply of an external wake-up circuitry, two wake-up inputs, a window watchdog circuit with fail safe output as well as a reset and early warning feature.

The IC is designed to withstand the severe conditions of automotive applications.





#### 3 Pin Configuration

(top view)




Figure 1: Pin Configuration TLE6263-3G (top view)



4 F Pin No.		Function
	Symbol	
1	TxD	<b>Transmit data input;</b> integrated pull up; LOW: bus becomes dominant, HIGH: bus becomes recessive
2	RxD	<b>Receive data output;</b> push-pull output; LOW: bus becomes dominant, HIGH: bus becomes recessive
3	RO	Reset output; open drain output, integrated pull up, active low
4	WK2	<b>Wake-Up input 2;</b> for detection of external wake-up events, edge sensitive, in sleep mode monitored by cyclic sense feature when selected; weak pull up (2µA) to avoid unwanted wake ups
5	WK1	<b>Wake-Up input 1;</b> for detection of external wake-up events, edge sensitive, in sleep mode monitored by cyclic sense feature when selected; weak pull up $(2\mu A)$ to avoid unwanted weak ups
6, 7, 8, 9, 20, 21, 22, 23	GND	<b>Ground;</b> to reduce thermal resistance place cooling areas on PCB close to this pins.
10	DO	<b>SPI data output</b> ; this tri-state output transfers diagnosis data to the control device. Serial data transfered from DO is a 8 bit diagnosis word with the Least Significant Bit (LSB) transmitted first. The output will remain 3-stated unless the device is selected by a LOW on Chip-Select-Not (CSN). DO will accept data on the rising edge of CLK-signal; see <b>table 4, 5, 6</b> for Diagnosis protocol
11	CLK	<b>SPI clock input</b> ; clocks the shiftregister; CLK has a pull down input, active HIGH, and requires CMOS logic level inputs
12	CSN	<b>SPI chip select not input</b> ; CSN is a pull up input, active LOW, serial communication is enabled by pulling the CSN terminal low; CSN input should only be transitioned when CLK is low; CSN has an internal active pull up and requires CMOS logic level inputs
13	DI	<b>SPI data input</b> ; receives serial data from the control device; serial data transmitted to DI is a 8 bit control word with the Least Significant Bit (LSB) being transferred first: the input has a pull down input, active HIGH, and requires CMOS logic level inputs; DI will accept data on the falling edge of CLK-signal; see <b>table 3</b> for input data protocol
14	OUTHS	<b>High side switch output;</b> controlled via SPI, in sleep mode controlled by internal cyclic sense function when selected
15	Vs	<b>Power supply input</b> ; block to GND directly at the IC with ceramic capacitor



4 Pin Definitions and Functions (cont'd)				
Pin No.	Symbol	Function		
16	SI	<b>Sense comparator input;</b> for monitoring of external voltages, to program the detection level connect external voltage divider		
17	FSO	<b>Fail safe output;</b> to supervise and control critical applications, high when watchdog is correctly served, LOW at any reset condition, open drain output, internal pull up, active LOW		
18	V <sub>CI</sub>	<b>Internal voltage supply</b> ; for stabilization of internal power supply, block to GND with an external capacitor $C_{VI} \ge 100 \text{ nF}$		
19	V <sub>CC</sub>	<b>Voltage regulator output;</b> for 5V supply, to stabilize block to GND with an external capacitor $C_Q \ge 100 \text{ nF}$		
24	CANL	CAN-L bus line; LOW in dominant state		
25	RTL	<b>CANL-Termination output</b> ; connect to CANL bus line via termination resistor		
26	CANH	CAN-H bus line; HIGH in dominant state		
27	RTH	<b>CANH-Termination input;</b> connect to CANH bus line via termination resistor		
28	INT	<b>Interrupt output;</b> to monitor wake-up events or valid sense input condition; integrated pull up resistor; active LOW		

#### 4 **Pin Definitions and Functions** (cont'd)



#### 5 Functional Block Diagram




Figure 2: TLE6263-3G Functional Bloc Diagram



#### 6 Circuit Description

The TLE6263-3G is a monolithic IC, which incorporates a failure tolerant low speed CAN-transceiver for differential mode data transmission, a low dropout voltage regulator for internal and external 5V supply as well as a SPI (serial peripheral interface) to control and monitor the IC. Further there are integrated a high side switch, two wake-up inputs, a window watchdog circuit with fail safe output as well as a reset circuit and early warning function. **Figure 2** shows a schematic block diagram of the TLE6263-3G. **Table 1** shows the status of the different chip features during the four main operation modes.

eature normal mode receive-only mode		V <sub>bat</sub> stand-by mode	sleep mode	
V <sub>CC</sub>	ON	ON	ON	OFF
Reset	ON	ON	ON	OFF
Watchdog	ON	ON	ON <sup>1)</sup>	OFF
Fail safe output	ON	ON	ON <sup>5)</sup>	OFF
V <sub>INT</sub> -Fail <sup>2)</sup>	ON	ON	ON	ON
Sense input	ON	ON	ON	OFF
Wake-up 1 / 2	ON <sup>3)</sup>	ON <sup>3)</sup>	ON	ON
HS-switch <sup>4)</sup>	ON	ON	ON	OFF
HS-cyclic-sense <sup>4)</sup>	OFF	OFF	ON	ON
SPI	ON	ON	ON	OFF
CAN transmit	ON	OFF	OFF	OFF
CAN receive	ON	ON	OFF	OFF
RTL output	switched to Vcc	switched to Vcc	switched to Vs	switched to Vs
RxD output	L = bus dominant; H = bus recessive	L = bus dominant; H = bus recessive	active low wake-up interrupt	low
NT output active low early warning		$\begin{array}{ll} \mbox{active low early} \\ \mbox{warning for } V_{\rm INT} \\ \mbox{and } V_{\rm CC} \end{array} \end{array} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		low

#### Table 1: Truth table of the TLE6263-3G

<sup>1)</sup> at low V<sub>CC</sub> output current only active when watchdog undercurrent function is not activated

<sup>2)</sup> can only be monitored in V<sub>bat</sub>-stand-by mode via SPI

- <sup>3)</sup> no wake-up interrupt generated, logic level status monitored via SPI
- <sup>4)</sup> only active when selected via SPI

<sup>5)</sup> if watchdog under-current function active, than FSO = low




#### 6.1 Operation Modes

The TLE6263-3G offers four different operation modes that are controlled via the SPI interface (NSTB= SPI Input Bit3, ENT=SPI Input Bit2): the *normal operation mode*, the *receive-only mode*, the  $V_{bat}$  stand-by mode and the sleep operation mode. Please see the state diagram (**figure 3**).

#### Normal and Receive only Mode

In the normal operation mode both is possible, receiving and transmitting of messages, in the receive-only mode (RxD-only mode) the output stages are disabled which doesn't allow the CAN controller to send a message to the bus. In the state diagram (**figure 3**),  $V_{CC}$  is the status of the voltage regulator.



#### Figure 3: State Diagram

#### V<sub>bat</sub> stand-by mode and sleep mode

In the  $V_{bat}$  stand-by mode and sleep mode the RTL output voltage is switched to  $V_S$ . Both modes are low power modes. In the sleep mode the whole application is switched



off by disabling the voltage regulator. That allows the total current consumption to drop down to less than 100  $\mu A.$ 

When a reset occurs, due to false watchdog triggering, the TLE6263 automatically switches from normal mode or receive-only mode respectively, to the V<sub>bat</sub> stand-by mode. If a watchdog reset occurs in the V<sub>bat</sub> stand-by mode the IC remains in this mode.

In sleep mode a wake-up at any of the wake-up inputs as well as via the bus lines (CANH or CANL) automatically sets the TLE 6263 in  $V_{bat}$  stand-by mode. In the  $V_{bat}$  stand-by mode a wake-up is monitored by setting the output RxD low. This feature works as a flag, to indicate a wake event to the microcontroller. To send and to receive messages, the CAN-transceiver has to be set to normal operation mode by the microcontroller.

In case the IC shall directly be set back to sleep mode after a wake-up, an internal wake-flip-flop has to be reseted via the SPI. Therefore IBIT1 has to be set high and then low again by a second SPI transmission. A transition from the  $V_{bat}$  stand-by mode to the normal mode or receive-only mode respectively, automatically resets the wake-flip-flop.

#### 6.2 Low Dropout Voltage Regulator

The integrated low dropout voltage regulator is able to drive the internal loads (e.g. CANcircuit) as well as external 5V loads. Its output voltage tolerance is better than  $\pm$  2%. The maximum output current is limited to 110 mA.

An external reverse current protection is recommended at the pin Vs to prevent the output capacitor from being discharged by negative transients or low input voltage.


Stability of the output voltage is guaranteed for output capacitors  $C_Q \ge 100$  nF, nevertheless it is recommended to use capacitors  $C_Q \ge 10 \ \mu\text{F}$  to buffer the output voltage and therefore improve the reset behavior at input voltage transients.

To stabilize the internal supply a capacitor  $C_{VI} \ge 100 \ nF$  directly connected to the pin  $V_{CI}$  is required.

#### 6.3 CAN Transceiver

The TLE 6263 is optimized for low speed data transmission up to 125 kBaud in automotive applications. **Figure 4** shows the principle configuration of a CAN network.Normally a differential signal is transmitted and received respectively. When a bus wiring failure (see **table 2**) is detected the device automatically switches to a dedicated CANH or CANL single-wire mode to maintain the communication if necessary. Further a receive-only mode is implemented that allows a separate CAN node diagnosis. During normal and RxD-only mode, RTL is switched to V<sub>CC</sub> and RTH to GND. During V<sub>bat</sub> stand-by and the cyclic wake mode, RTL is switched to V<sub>S</sub> and RTH to GND.





#### Figure 4: CAN Network Example

#### **Receive-only Mode**

The receive only mode is designed for a special test procedure to check the bus connections. **Figure 5** shows a network consisting of 5 nodes. If the connection between node 1 and node 3 shall be tested, the nodes 2,4 and 5 are switched into receive only mode. Node 1 and node 3 are in normal mode. If node 1 sends a message, node 3 is the only node which can acknowledge the message, the other nodes can only listen but cannot send an acknowledge bit. If node 1 receives the acknowledge bit from node 3, the connection is OK.




Figure 5: Testing the Bus Connection in Receive-only Mode



#### **Electromagnetic Emmision (EME)**

To reduce radiated electromagnetic emission (EME), the dynamic slopes of the CANL and CANH signals are both limited and symmetric. This allows the use of an unshielded twisted or parallel pair of wires for the bus. During single-wire transmission (one of the bus lines is affected by a bus line failure) the EME performance of the system is degraded from the differential mode.

#### 6.4 Bus Failure Management

There are 9 different CAN bus wiring failures defined by the ISO 11519-2/ISO 11898-3 standard. These failures are devided into 7 failure groups (see **Table 2**). The difference between ISO11898-3 and ISO 11519-2 is also shown in **Table 2**. When a bus wiring failure is detected the device automatically switches to a dedicated CANH or CANL single-wire mode to maintain the communication if necessary. Therefore it is equipped with one differential receiver and four single ended comparators (two for each bus line).

To avoid false triggering by external RF influences, the single wire modes are activated after a certain delay time. As soon as the bus failure disappears the transceiver switches back to differential mode after another time delay.

The differential receiver threshold is set to typ. -2.5V. This ensures correct reception in the normal operation mode as well as in the failure cases 1, 2, 3a(6a) and 4(5) with a noise margin as high as possible. When one of the bus failures 3(6), 5(4), 6(3), 6a(3a), and 7 is detected, the defective bus wire is disabled by switching off the affected bus termination and output stage. The failure cases in brackets() are the failure cases according to ISO 11898-3. Simultaneously the multiplexing output of the receiver circuit is switched to the unaffected single ended comparator

The bus failures are monitored via the diagnosis protocoll of the SPI. A general indication of a CAN failure during normal mode at CANH or CANL is reported by OBIT 4 and 5. It is also possible to distinguish 6 CAN bus failures or failure groups on the SPI output bits 3 to 7 in the RxOnly mode(see **Table 2** and **5**). The failures are reported until transmission of the next CAN word begins.

In case the transmission data input TxD is permanently dominant, both, the CANH and CANL transmitting stage are disabled after a certain delay time  $t_{TxD}$ . This is necessary to prevent the bus from being blocked by a defective protocol unit or short to GND at the TxD input.

In order to protect the transceiver output stages from being damaged by shorts on the bus lines, current limiting circuits are integrated. The CANL and CANH output stage respectively are protected by an additional temperature sensor, that disables them as soon as the junction temperature exceeds the maximum value. In the temperature shut-down condition of the CAN output stages receiving messages from the bus lines is still possible.



failurefailure description#according to ISO 11898-3		failure description according to 11519-2		
1	CANH line interrupted	CANL line interrupted		
2	CANL line interrupted	CANH line interrupted		
3	CANH shorted to Vbat	CANL shorted to Vbat		
3a	CANH shorted to Vcc	CANL shorted to Vcc		
4	CANL shorted to GND	CANH shorted to GND		
5	CANH shorted to GND	CANL shorted to GND		
6	CANL shorted to Vbat	CANH shorted to Vbat		
6a	CANL shorted to Vcc	CANH shorted to Vcc		
7	CANL shorted to CANH	CANL shorted to CANH		

#### Table 2: CAN bus line failure cases

#### 6.5 SPI (serial peripheral interface)

The 8-bit wide programming word (input word, see **table 3**) is read in via the data input DI, and this is synchronized with the clock input CLK supplied by the  $\mu$ C. The diagnostic information depends on the operation mode. The internal latches for the V<sub>bat</sub>-stand-by diagnosis are reseted when leaving this mode.

 Table 3, Input Data Protocol all modes

Table 4, Diagnosis Data Protocolnormal mode

IBIT		
7	Watchdog Undercurrent Control	
6	Set V <sub>INT</sub> -Fail + V <sub>CC</sub> Fail Flag	
5	OUTHS ON	
4	OUTHS Cyclic Sense	
3	Not Standby	
2	Enable Transmit	
1	Reset Internal WK-FF	
0	Watchdog Trigger	
H = ON L = OFF		

OBIT	
7	HS UV / Temp-Shut Down
6	HS Overcurrent
5	CANL bus fail
4	CANH bus fail
3	WK2 logic level
2	WK1 logic level
1	Window Watchdog Reset
0	Temperature Prewarning
H = ON L = OFF	<u> </u>



The transmission cycle begins when the TLE6263 is selected by the chip select not input CSN (H to L). After the CSN input returns from L to H, the word that has been read in becomes the new control word. The DO output switches to tri-state status at this point, thereby releasing the DO bus circuit for other uses. For details of the SPI timing please refer to **figure 6 to 9**.

OBIT	
7	CAN Failure 5(4) and 7
6	CAN Failure 6 (3)
5	CAN Failure 6a (3a)
4	CAN Failure 2(1) and 4(5)
3	CAN Failure 3(6)
2	CAN Failure 1(2) and 3a(6a)
1	Window Watchdog Reset
0	Temperature Prewarning
H = ON	·

# Table 5, Diagnosis Data ProtocolRxD-only mode

# Table 6, Diagnosis Data ProtocolVbat-Stand-by mode

OBIT	
7	V <sub>CC</sub> Not-Fail
6	V <sub>INT</sub> Not-Fail
5	WK1/2 Initialization Fail
4	Wake via CAN bus lines
3	WK2 voltage level
2	WK1 voltage level
1	Window Watchdog Reset
0	Temperature Prewarning
H = ON	

H = ON

L = OFF

()... values in brackets according to ISO11898-3 see table 2

#### 6.6 Window Watchdog, Reset

When the input voltage exceeds the reset threshold voltage the reset output RO is switched HIGH after a delay time of typ. 8ms. This is necessary for a defined start of the microcontroller when the application is switched on. As soon as an under-voltage condition of the output voltage ( $V_{CC} < V_{RT}$ ) appears, the reset output RO is switched LOW again (power on and under-voltage reset). The LOW signal is guaranteed down to an output voltage  $V_Q \ge 1V$ . Please refer to **figure 13**, *Reset Timing Diagram*.

L = OFF

In sleep operation mode, the watchdog circuit is automatically disabled.

#### Long Open Window

After the above described delayed reset (LOW to HIGH transition of RO) the window watchdog circuit is started by opening a long open window of typ. 65ms. The long open window allows the microcontroller to run his set-up and then to trigger the watchdog via the SPI, refer to **figure 11**, *Watchdog Timeout Definitions*. Within the long open window



period a watchdog trigger is detected as a "rising edge" by sampling a HIGH on the IBIT 0. The trigger is accepted when the CSN input becomes HIGH after the transmission of the SPI word. After each reset as well as after a power on condition the default value of IBIT 0 is LOW.

#### **Closed and Open Window**

A correct watchdog trigger results in starting the window watchdog by opening a closed window of typ. 6 ms followed by a open window of typ. 10 ms. From now on the microcontroller has to service the watchdog trigger by inverting the IBIT 0 alternating. The "negative" or "positive" edge has to meet the open window time. A correct watchdog service immediately results in starting the next closed window. Please refer to **figure 12**, *Watchdog Timing Diagram.* 

#### Watchdog Reset

Should the trigger signal not meet the open window a watchdog reset is created by setting the reset output RO low for a period of typ. 2 ms. Then the watchdog starts again by opening a long open window. In addition, the SPI OBIT 1 (diagnosis bit 1) is set HIGH until the next successful watchdog trigger to monitor a watchdog reset. OBIT1 is also HIGH until the watchdog is correctly triggered after power-up / start-up. For fail safe reasons the TLE6263 is automatically switched in Vbat-stand-by mode if a watchdog trigger failure occurs. So the power consumption can be minimized in case of a permanent faulty microcontroller.

In case of either an undervoltage reset or a watchdog reset all SPI input registers (IBIT 0 to IBIT 7) are set low.

#### Undercurrent Disabling Function

To avoid cyclic wake-up's of the microcontroller due to missing watchdog pulses when the microcontroller is in a low power mode, an automatic undercurrent disabling function of the watchdog circuit can be selected for the TLE6263-3G V<sub>bat</sub>-stand-by mode. For activation of this feature, the V<sub>CC</sub> output current in the V<sub>bat</sub>-stand-by mode has to be less than the undercurrent threshold (I<sub>CC</sub> < I<sub>CCWD</sub>) and in addition the SPI IBIT 7 has to be set HIGH. When the microcontroller returns back to normal mode or the output current becomes higher than I<sub>CC</sub> > I<sub>CCWD</sub> the watchdog circuit is enabled again. A long open window is started then, to ensure a simple synchronization of the watchdog timing to the watchdog services of the microcontroller.

#### 6.7 Flash program mode

To disable the watchdog feature a flash program mode is available. This mode is selected by applying a voltage of  $6.8V < V_{INT} < 7.2V$  at pin INT. This is useful e.g. if the flash-memory of the micro has to be programmed and therefore a regular watchdog triggering is not possible. If the SPI is required in the flash program mode to change e.g. the mode of the TLE6263 the first input telegram has to be "00000000".



#### 6.8 Fail Safe feature

The output FSO becomes HIGH when the watchdog is correctly serviced by the microcontroller for the <u>fourth time</u>. As soon as either an under-voltage reset or watchdog reset occurs, it is set LOW again. This feature is very useful to control critical applications independent of the due function of the microcontroller e.g. to disable the power supply in case of a microcontroller failure.

#### 6.9 Sense Comparator (pin SI) and V<sub>INT</sub>-fail

The sense comparator (early warning function) compares a voltage defined by the user to an internal reference voltage. Therefore the voltage to be supervised has to be scaled down by an external voltage divider in order to compare it to the internal sense threshold  $V_{Slth}$ . This feature can be used e.g. to supervise the battery voltage in front of the reverse protection diode. The microcontroller is given a pre-warning before an under-voltage reset due to low input voltage occurs. The pre-warning is flagged by setting the interrupt output INT low in normal mode, receive only mode and  $V_{bat}$ -stand-by mode. In sleep operation mode the sense function is inactive. Calculation of the voltage divider can be easily done since the sense input current can be neglected. An internal blanking time prevents from false triggering due to line transients. Further improvement is possible by the use of an external ceramic capacitor switched between SI and GND (see *Application Diagram* Figure 15).

#### 6.10 V<sub>INT</sub>- and V<sub>CC</sub>-fail flag

To activate the V<sub>INT</sub> supervisor feature the SPI IBIT 6 has to be set HIGH to set an internal flip-flop. This automatically sets the V<sub>bat</sub>-stand-by OBIT 6 HIGH, too. Should the internal supply voltage become lower than the internal threshold V<sub>VINT,th</sub> (typ. 2.5V) the NOT V<sub>INT</sub>-Fail bit becomes LOW to indicate the low voltage condition. All SPI input registers are set LOW due to a low voltage condition of the internal supply voltage.

Like the wake-up diagnosis the  $V_{INT}$ -Fail diagnosis can only be monitored in the  $V_{bat}$ -stand-by mode. The  $V_{INT}$ -Fail feature can also be used to give an indication when the ECU has been changed and therefore a pre-setting routine of the microcontroller has to be started.

Further to the reset threshold there is another supervisor threshold implemented, to monitor the output voltage V<sub>CC</sub>. This threshold is called V<sub>VCC,th</sub> (typ. 2.5V). The NOT V<sub>CC</sub>-Fail feature is monitored via OBIT 7 in the V<sub>bat</sub>-stand-by mode and set, like the NOT V<sub>INT</sub>-Fail flag, via IBIT 6 (so both fail features are activated with the IBIT 6 but monitored via OBIT 6 and OBIT 7 during V<sub>bat</sub>-stand-by).

In the receive-only mode both fail bits cause the interrupt output INT to go low.





#### 6.11 Wake-Up Inputs WK1, WK2

In addition to a wake-up from sleep mode via the bus lines CANH or CANL it is also possible to wake-up the TLE6263 from low power mode via the wake-up inputs WK1 and WK2. <u>The wake-up inputs are sensitive to a transition of the voltage level, either from high to low or the other way round</u>. They are active in all operation modes. In the normal mode the current logic level at WK1/2 is monitored via the SPI (see **table 4 and 6**).

A positive or negative voltage edge at WK1/2 in  $V_{bat}$ -stand-by mode or sleep mode immediately results in setting the output RxD low to signal a wake-up. After a wake-up via WK1/2 the transmission of the SPI diagnosis word in the  $V_{bat}$ -stand-by mode shows the logic level that has caused the wake-up. To get the current voltage levels at WK1/2 in the  $V_{bat}$ -stand-by mode the internal wake flip-flop has to be reseted by the IBIT1 for each transmission. As long as IBIT1 is set high or the internal wake flip-flop is reseted respectively, in the  $V_{bat}$ -stand-by mode the RxD output is blocked to signal a new wakeup event via the CAN-bus or the wake-up inputs.

Further to the continues sensing at the wake-up inputs a cyclic sense feature is possible. When the OUTHS cyclic sense feature is selected via the SPI IBIT 4 the high side switch as well as the WK1/2 inputs are periodically activated by the TLE6263 in the sleep and  $V_{bat}$ -stand-by mode.

When switching the TLE6263 into sleep mode (cyclic sense feature activated) the voltage level at the wake-inputs is sensed 2 times to initialize the reference voltage. Should this initialisation fail (2 samples are unequal) the device is automatically set in  $V_{bat}$ -stand-by mode and the initialisation error is shown on the OBIT 5. To enter the sleep mode now directly from the  $V_{bat}$ -stand-by mode, the internal wake flip-flop has to be reseted by the IBIT 1.

#### 6.12 Interrupt output INT

Like the reset output, the interrupt output is a low active output. It is used to monitor low voltage conditions at the sense input in normal mode and stand-by mode (see **table 8**). In the receive-only mode the  $V_{INT}$ -fail flag and  $V_{CC}$  supervisor are monitored.

#### 6.13 High Side Switch

The high side output OUTHS is able to switch loads up to 150 mA. Its on-resistance is 1.0  $\Omega$  typ. @ 25°C. This switch is controlled via the SPI input bits 4 and 5. In normal mode, receive-only mode and V<sub>bat</sub>-stand-by mode the high side output is switched on and off, respectively via the SPI input bit 5.

To supply external wake-up circuits in sleep mode and  $V_{bat}$ -stand-by mode the output OUTHS can be periodically switched on by the TLE6263 itself. In order to activate this cyclic sense feature the SPI IBIT 4 has to be set high. The auto-timing period then is typ. 65 ms, the on-time is typ. 1 ms. Should there be any over-current condition at the switch in the sleep mode (cyclic sense activated) or  $V_{bat}$ -stand-by mode a wake-up is flagged



via the RxD output. The over-current condition is monitored on the SPI OBIT 6 in normal operation mode.

The SPI OBIT 0 flags a thermal pre-warning of the high side switch. By this the microcontroller is able to reduce the power dissipation of the TLE6263 by switching off functions of minor priority until the temperature threshold of the thermal shutdown is reached. Further OUTHS is protected against short circuit and overload. As soon as the under-voltage condition of the supply voltage is met ( $V_S < V_{UVOFF}$ ), the switch is automatically disabled by the under-voltage lockout circuit. Moreover the switch is automatically disabled when a reset or watchdog reset occurs.

#### 6.14 Hints for unused pins

SI: connect to  $V_S$ OUTHS: leave open WK1/2: connect to  $V_S$  or leave open INT: leave open RO: leave open FSO: leave open SI: switch to Vs



#### 7 Electrical Characteristics

#### 7.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

Supply voltage	Vs	-0.3	28	V	
Supply voltage	Vs	-0.3	40	V	<i>t<sub>p</sub></i> < 0.5s; <i>t<sub>p</sub></i> / <i>T</i> < 0.1
Regulator output voltage	V <sub>cc</sub>	-0.3	5.5	V	
CAN bus voltage (CANH, CANL)	$V_{\mathrm{CANH/L}}$	-20	28	V	
CAN bus voltage (CANH, CANL)	$V_{\rm CANH/L}$	-40	40	V	$V_{\rm S} > 0 V$ $t_p < 0.5 {\rm s}; t_p / T < 0.1$
Logic input voltages (DI, CLK, CSN, OSC, TxD)	V <sub>1</sub>	-0.3	V <sub>CC</sub> +0.3	V	$0 V < V_{S} < 24 V$ $0 V < V_{CC} < 5.5 V$
Logic output voltage (DO, RO, INT, RxD, FSO)	$V_{\rm DRI,RD}$	-0.3	V <sub>cc</sub> +0.3	V	$0 V < V_{S} < 24 V$ $0 V < V_{CC} < 5.5 V$
Termination input voltage (RTH, RTL)	$V_{TL/TH}$	-0.3	V <sub>s</sub> +0.3	V	0 V < V <sub>S</sub> < 24 V 0 V < V <sub>CC</sub> < 5.5 V
Input voltages at WK1/2 and SI	$V_{\rm WK/SI}$	-40	40	V	
Electrostatic discharge voltage "HBM" at pin CANH and CANL	$V_{esd}$	-4	4	kV	EIA/JESD22-A114-B C = 100  pF, $R = 1.5 \text{ k}\Omega$
Electrostatic discharge voltage "HBM" at any other pin	$V_{esd}$	-2	2	kV	EIA/JESD22-A114-B C = 100  pF, $R = 1.5 \text{ k}\Omega$

#### Voltages

#### Currents

Output current; Vcc	I <sub>CC</sub>	_	_	А	internally limited
Output current; OUTHS	$I_{\rm OUTH1}$	*)	0.2	А	*) internally limited



#### 7.1 Absolute Maximum Ratings (cont'd)

Parameter	Symbol	Limit	Values	Unit	Remarks	
		min.	max.			
Temperatures						
Junction temperature	Tj	- 40	150	°C	-	
Storage temperature	$T_{\rm stg}$	- 50	150	°C	-	

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.



#### 7.2 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks	
		min.	max.			
Supply voltage	Vs	$V_{\rm UVOFF}$	27	V	After $V_{\rm S}$ rising above $V_{\rm UV \ ON}$	
Supply voltage	Vs	$V_{\rm UVOFF}$	40	V	thermally limited	
Supply voltage slew rate	$dV_{\rm S}/dt$	-0.5	5	V/µs		
Logic input voltage (DI, CLK, CSN, TxD)	V <sub>1</sub>	- 0.3	V <sub>cc</sub>	V		
Output capacitor	C <sub>cc</sub>	100		nF		
Output capacitor	$C_{VI}$	100	460	nF		
SPI clock frequency	$f_{clk}$		1.5	MHz		
Junction temperature	Tj	- 40	150	°C		

#### **Thermal Resistances**

Junction pin	$R_{ m thj-pin}$	_	25	K/W	
Junction ambient	$R_{ m thj-a}$	_	65	K/W	



#### 7.3 Electrical Characteristics

 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Lir	Limit Values			Test Condition
		min.	typ.	max.		

#### Quiescent current Pin $V_{\rm S}$

Current consumption $I_{\rm Q} = I_{\rm S}$ - $I_{\rm CC}$	I <sub>Q</sub>	-	5.5	10	mA	normal mode; I <sub>CC</sub> = 30 mA; TxD recessive
Current consumption $I_{\rm Q} = I_{\rm S}$ - $I_{\rm CC}$	I <sub>Q</sub>	-	8	10	mA	normal mode; I <sub>CC</sub> = 30 mA; TxD dominant
Current consumption $I_{\rm Q} = I_{\rm S}$ - $I_{\rm CC}$	I <sub>Q</sub>	-	400	500	μA	stand-by mode; $T_j=25$ °C; $I_{CC} = 1$ mA; Ibit 7 = H
Current consumption	I <sub>Q</sub>	-	60	85	μA	sleep mode; $T_j=25^{\circ}C$ ; SPI lbit 4 = L; $V_{CC} = V_{CCI} = 0 V$
Current consumption	IQ			3	mA	OUTHS active; SPI lbit 4 = H; sleep mode; $V_{CC} = V_{CCI} = 0 V$

#### Voltage Regulator; Pin $V_{cc}$

Output voltage	V <sub>cc</sub>	4.9	5.0	5.1	V	0.1 mA< I <sub>CC</sub> < 100 mA 6 V< V <sub>I</sub> < 20 V
Output voltage	V <sub>cc</sub>	4.8	5.0	5.2	V	0A < <i>I</i> <sub>CC</sub> < 100 μA
Line regulation	$\Delta V_{ m cc}$			50	mV	6 V < V <sub>S</sub> < 16 V; I <sub>CC</sub> = 1mA
Load regulation	$\Delta V_{ m CC}$			50	mV	5mA< $I_{\rm CC}$ < 100mA; $V_{\rm S}$ = 6V
Power supply ripple rejection <u>not</u> subject to production test	PSRR		40		dB	$V_{\rm S}$ < 1 Vss; C <sub>Q</sub> ≥ 10µF f = 100kHz
Output current limit	$I_{\rm CCmax}$	120	165		mA	note 1)
Output current limit	$I_{\rm CCmax}$		170		mA	$V_{\rm CC} = 0 \ V$
Drop voltage $V_{\rm DR} = V_{\rm S}$ - $V_{\rm CC}$	V <sub>DR</sub>			0.5	V	I <sub>CC</sub> = 80 mA; note 1)

note 1) measured when the output voltage  $V_{\rm CC}$  has dropped 100 mV from the nominal value obtained at 13.5 V input voltage  $V_{\rm S}$ 



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Lin	Limit Values l		Unit	Test Condition
		min.	typ.	max.		

#### Oscillator

internal oscillating frequency	$f_{\sf OSC}$		125		kHz	
Internal cycling time (1/64 * f <sub>OSC</sub> ) <sup>-1</sup>	t <sub>CYL</sub>	0.43	0.51	0.64	ms	
Internal cycling time (1/64 * f <sub>OSC</sub> ) <sup>-1</sup>	t <sub>CYL</sub>	0.30	0.51	0.72	ms	sleep mode

#### **Reset Generator; Pin RO**

		1	1			
Reset threshold voltage	$V_{RT}$	4.5	4.65	4.8	V	$V_{CC}$ decreasing
Reset low output voltage	V <sub>RO</sub>		0.2	0.4	V	$I_{RO}$ = 1mA for $V_{CC} = V_{RT}$ or $I_{RO}$ = 200 µA for $V_{CC} \ge 1V$
Reset high output voltage	V <sub>RO</sub>	4.0		V <sub>cc</sub> + 0.1	V	
Reset pull up current	$I_{\rm RO}$	20	200	500	μA	V <sub>RO</sub> = 0V
Reset reaction time	t <sub>RR</sub>	0.6	2	10	μs	$V_{CC} < V_{RT}$ to RO = L;
Reset delay time (16 cyl.)	t <sub>RD</sub>	6.9	8.5	12	ms	

#### Watchdog Generator

Watchdog trigger	t <sub>wD</sub>	7.2	10	13.6	ms	
Long open window (128 cyl.)	t <sub>LW</sub>	55	65	81	ms	
Closed window (12 cyl.)	t <sub>CW</sub>	5.1	6.1	7.7	ms	
Open window (20 cyl.)	t <sub>ow</sub>	8.6	10.2	13	ms	
Watchdog reset-puls time (4 cyl.)	t <sub>WDR</sub>	1.7	2	3	ms	
Watchdog undercurrent disable threshold		0.5	4	7	mA	$T_{\rm j}$ < 85 °C; Watchdog OFF when $I_{\rm CC}$ < $I_{\rm CCWD}$ and SPI- Ibit 7= H



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Liı	Limit Values			Test Condition
		min.	typ.	max.		
Watchdog Undercurrent disable hysteresis	$I_{\rm CCWDhys}$		0.5		mA	
Watchdog Undercurrent reaction time	t <sub>LHR</sub>		8		μs	<i>T</i> <sub>j</sub> =25°C

#### Fail Safe Output; Pin FSO

Watchdog edge count difference to set HIGH	n <sub>FS</sub>		4		V	
Fail Safe low output voltage	V <sub>FS</sub>		0.2	0.4	V	$I_{FSO}$ = 1mA for $V_{CC} = V_{RT}$ or $I_{FSO}$ = 200 µA for $V_{CC} \ge 1V$
Fail Safe high output voltage	$V_{\rm FS}$	4.0		V <sub>cc</sub> + 0.1	V	$I_{\text{FSO}}$ = -1mA for $V_{CC} \ge V_{RT}$

#### Sense Input (Early Warning) SI, VINT-Fail, Interrupt Output INT

Sense In threshold voltage	$V_{\rm SI,th}$	2.1	2.3	2.5	V	V <sub>SI</sub> decreasing until INT transition to LOW
Sense In threshold hysteresis	$V_{\rm SI,hys}$		230		mV	
Sense Input Current	I <sub>SI</sub>		0.1		μA	$V_{SI} \ge 0 V$
Sense reaction time	t <sub>S,r</sub>	5	10	20	μs	$V_S < V_{S,th}$ to INT = low
Interrupt Out high voltage	$V_{INThigh}$	0.7 x V <sub>CC</sub>	_	V <sub>CC</sub>	V	<i>I</i> <sub>0</sub> = – 20 μA
Interrupt Out low voltage	$V_{INTIow}$	0	-	0.9	V	<i>I</i> <sub>0</sub> = 1.25 mA
Interrupt pull up current	I <sub>INT</sub>	20	150	500	μA	$V_{\rm INT} = 0V$
V <sub>CC</sub> -Fail threshold voltage	$V_{\rm VCC,th}$	2.3	2.8	3.1	V	
V <sub>CC</sub> -Fail reaction time	t <sub>VCC,r</sub>		5		μs	$V_{CC} < V_{VCC,th}$ to Obit 6 = low; V <sub>bat</sub> - stand-by mode
V <sub>INT</sub> -Fail threshold voltage	$V_{\rm VINT,th}$	1.5	3.8	4.5	V	



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### Wake-Up Inputs WK1 / WK2

Wake-up threshold voltage	$V_{ m WUth}$	2	3	4	V	sleep mode; Vbat- stand-by mode
Minimum time for wake-up	t <sub>wu</sub>	8	22	38	μs	sleep mode; Vbat- stand-by mode
Input current	I <sub>WK</sub>		-2		μA	V <sub>WK</sub> = 0 V

#### High Side Output OUTHS; (controlled by bit 4 and bit 5 of SPI input word)

Static	$R_{\rm DSONHS}$	_	1.0	1.5	Ω	<i>T</i> <sub>j</sub> = 25 °C
Drain-Source			_	3.0	Ω	
ON-Resistance; $I_{OUTH3} = -0.15 \text{ A}$			2.5	3.0	Ω	5.6 V $\leq V_{S} \leq$ 9 V $T_{j}$ = 25 °C
			-	5.0	Ω	5.6 V $\leq V_{S} \leq$ 9 V
Active zener voltage	V <sub>OUTHS</sub>		-2		V	I <sub>OUTHS</sub> = – 0.15 Α
Clamp diode forward voltage	V <sub>OUTHS</sub>			1	V	I <sub>OUTHS</sub> = 0.15 A
Leakage current	$I_{\rm QLHS}$		-4		μA	V <sub>OUTHS</sub> = 0 V
Switch ON delay time	t <sub>dONHS</sub>			20	μs	CSN high to OUTHS
Switch OFF delay time	t <sub>dOFFHS</sub>			20	μs	CSN high to OUTHS
Overcurrent shutdown threshold	I <sub>SDHS</sub>	- 0.8	- 0.3	- 0.2	A	-
Shutdown delay time	t <sub>dSDHS</sub>	10	35	50	μs	
Current limit	I <sub>OCLHS</sub>	- 1.2	- 0.6	- 0.3	А	
UV-Switch-ON voltage	$V_{\rm UV  ON}$	_	5.6	6.0	V	V <sub>S</sub> increasing
UV-Switch-OFF voltage	$V_{\rm UVOFF}$	4.8	5.2	5.6	V	V <sub>S</sub> decreasing
UV-ON/OFF-Hysteresis	$V_{\rm UVHY}$	-	0.5	—	V	$V_{\rm UV ON} - V_{\rm UV OFF}$
Cyclic sense period (128 cyl.)	t <sub>PCS</sub>	38	65	92	ms	sleep mode SPI-bit 4 = H,



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
		min.	typ.	max.		
Cyclic sense period (128 cyl.)	t <sub>PCS</sub>	55	65	80	ms	Vbat-stand-by mode; SPI-bit 4 = H; watchdog under- current feature active
Cyclic sense ON time (1 cyl.)	$t_{\rm CSon}$		0.5		ms	

#### **CAN-Transceiver**

#### **Receiver Output R×D**

HIGH level output voltage	V <sub>OH</sub>	V <sub>CC</sub> -0.9	V <sub>CC</sub>	V	<i>I</i> <sub>0</sub> = -250 μA
LOW level output voltage	V <sub>OL</sub>	0	0.9	V	<i>I</i> <sub>0</sub> = 1.25 mA

#### Transmission Input T $\times$ D

HIGH level input voltage threshold	V <sub>IH</sub>		$0.52 \times V_{\rm CC}$	$0.7  imes V_{ m CC}$	V	
LOW level input voltage threshold	V <sub>IL</sub>	$0.3  imes V_{ m CC}$	$0.48 \times V_{\rm CC}$		V	
HIGH level input current	I <sub>IH</sub>	-150	-30	-5	μA	V <sub>i</sub> = 4 V
LOW level input current	$I_{IL}$	-600	-300	-40	μA	<i>V</i> <sub>i</sub> = 1 V

#### Bus Lines CANL, CANH

Differential receiver recessive-to-dominant threshold voltage	V <sub>dRxDrd</sub>	-3.6	-3.1	-2.6	V	
Differential receiver dominant-to-recessive threshold voltage	V <sub>dRxDdr</sub>	-3.6	-2.9	-2.6	V	
CANH recessive output voltage	V <sub>CANHr</sub>	0.1	0.2	0.3	V	TxD = $V_{\rm CC}$ ; $R_{\rm RTH} < 4 \text{ k}\Omega$



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
CANL recessive output voltage	V <sub>CANLr</sub>	V <sub>CC</sub> -0.2			V	TxD = $V_{CC}$ ; $R_{RTL} < 4 kΩ$
CANH dominant output voltage	V <sub>CANHd</sub>	V <sub>CC</sub> -1.4	V <sub>CC</sub> -1.0	V <sub>CC</sub>	V	TxD = 0 V; $V_{CC}$ = 5V; $R_{L}$ = 100 Ω
CANL dominant output voltage	V <sub>CANLd</sub>	-	1.0	1.4	V	$TxD = 0 V; V_{CC} = 5V;$ $R_{L} = 100 \Omega$
CANH output current	I <sub>CANH</sub>	-110	-80	-50	mA	V <sub>CANH</sub> = 0 V; TxD = 0 V
		-5		5	μA	sleep mode; V <sub>CANH</sub> = 12 V
CANL output current	I <sub>CANL</sub>	50	80	110	mA	V <sub>CANL</sub> = 5 V; TxD = 0 V
		-5		5	μA	sleep mode; V <sub>CANL</sub> = 0 V
Voltage detection threshold for short-circuit to battery voltage on CANH and CANL	$V_{\text{det(th)}}$	6.5	7.3	8.0	V	
CANH wake-up voltage threshold	V <sub>H,wk</sub>	1.1	2.2	2.5	V	low power modes
CANL wake-up voltage threshold	$V_{L,wk}$	2.5	3.1	3.9	V	low power modes
CANH single-ended receiver threshold	V <sub>CANH</sub>	1.5	1.8	2.3	V	failure cases 3, 5, 7
CANL single-ended receiver threshold	V <sub>CANL</sub>	2.8	3.1	3.45	V	failure case 6 and 6a
CANL leakage current	I <sub>CANLI</sub>	-5		5	μA	$V_{\rm CC} = 0  {\rm V},  V_{\rm S} = 0  {\rm V}, \ V_{\rm CANL} = 13.5  {\rm V}$
CANH leakage current	I <sub>CANHI</sub>	-5		5	μA	$V_{\rm CC}$ = 0 V, $V_{\rm S}$ = 0 V, $V_{\rm CANH}$ = 5 V



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### **Termination Outputs RTL, RTH**

RTL to V <sub>CC</sub> switch-on resistance	R <sub>RTL</sub>		20	95	Ω	<i>I</i> <sub>o</sub> = – 10 mA;
RTL output voltage	V <sub>oRTL</sub>	v <sub>cc</sub> - 1.0	V <sub>CC</sub> - 0.7	-	V	<i>I<sub>o</sub></i>   < 1 mA
RTL to BAT switch series resistance	R <sub>oRTL</sub>	8	15	30	kΩ	V <sub>BAT</sub> -stand-by <i>or</i> sleep mode
RTH to ground switch-on resistance	R <sub>RTH</sub>		40	95	Ω	<i>I</i> <sub>o</sub> = 10 mA;
RTH output voltage	V <sub>oRTH</sub>		0.7	1.0	V	$I_{o}$ = 1 mA; sleep mode or V <sub>BAT</sub> -stand-by
RTH pull-down current	I <sub>RTHpd</sub>	40	75	120	μA	failure cases 6 and 6a
RTL pull-up current	I <sub>RTLpu</sub>	-120	-75	-40	μA	failure cases 3, 5 and 7
RTH leakage current	$I_{RTHI}$	-5		5	μA	$V_{\rm CC}$ = 0 V, $V_{\rm S}$ = 0 V, $V_{\rm RTH}$ = 5 V, $T_{\rm j}$ < 85 °C
RTL leakage current	I <sub>RTLI</sub>	-10		10	μA	$V_{CC} = 0 V, V_{S} = 0 V$ $V_{RTL} = 13.5 V,$ $T_{j} < 85 ^{\circ}C$

#### **CAN-Transceiver**

#### **Dynamic Characteristics**

CANH and CANL bus output transition time recessive-to-dominant	t <sub>rd</sub>	0.6	1.2	2.4	μs	10% to 90%; $C_1 = 10 \text{ nF};$ $C_2 = 0; R_1 = 100 \Omega$
CANH and CANL bus output transition time dominant-to-recessive	t <sub>dr</sub>	0.3	0.6	1.3	μs	10% to 90%; $C_1 = 1 \text{ nF}; C_2 = 0; R_1 = 100 \Omega$
Minimum dominant time for wake-up on CANL or CANH	t <sub>wu(min)</sub>	8	25	40	μs	Stand-by modes



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Li	mit Val	ues	Unit	Test Condition
		min.	typ.	max.		
Failure cases 3 and 6 detection time	t <sub>fail</sub>	20	40	80	μs	Normal Mode
Failure case 6a detection time		2.0	4.0	8.0	ms	Normal Mode
Failure cases 5 and 7 detection time		1.0	2.0	4.0	ms	Normal Mode
Failure cases 5, 6, 6a and 7 recovery time		20	40	80	μs	Normal Mode
Failure cases 3 recovery time		250	500	750	μs	Normal Mode
Failure cases 5 and 7 detection time	t <sub>fail</sub>	0.4	1.0	2.4	ms	Stand-by modes
Failure cases 5 and 7 recovery time		0.4	1.0	2.4	ms	Stand-by modes
Failure cases 6 and 6a detection time		0.8	4.0	8.0	ms	Stand-by modes
Failure cases 6 and 6a recovery time		0.4	1.0	2.4	ms	Stand-by modes
Propagation delay TxD-to-RxD LOW (recessive to dominant)	t <sub>PD(L)</sub>	-	1.3	2.4	μs	$C_1 = 100 \text{ pF};$ $C_2 = 0; R_1 = 100 \Omega; \text{ not}$ failures and bus failure cases 1, 2, 3a and 4
		_	1.2	2.4	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ no bus failure and failure cases 1, 2, 3a and 4
		_	1.2	2.5	μs	$C_1 \ 100 \text{ pF}; C_2 = 0;$ $R_1 = 100 \ \Omega;$ bus failure cases 3, 5, 6, and 6a
		-	1.2	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, and 6a



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Liı	nit Val	ues	Unit	Test Condition
		min.	typ.	max.		
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	t <sub>PD(H)</sub>	_	1.5	2.4	μs	$C_1 = 100 \text{ pF};$ $C_2 = 0; R_1 = 100 \Omega; \text{ no}$ failures and bus failure cases 1, 2, 3a and 4
		_	2.5	3.5	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ no bus failure and failure cases 1, 2, 3a and 4
		-	1.0	2.1	μs	$C_1 \ 100 \text{ pF}; \ C_2 = 0;$ $R_1 = 100 \ \Omega; \text{ bus failure}$ cases 3, 5, 6, and 6a
		-	1.5	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, and 6a
Edge-count difference (falling edge) between CANH and CANL for failure cases 1, 2, 3a and 4 detection	n <sub>e</sub>	_	4	_	_	
Edge-count difference (rising edge) between CANH and CANL for failure cases 1, 2, 3a and 4 recovery		-	2	-	-	
TxD permanent dominant disable time	t <sub>TxD</sub>	1.3	2.0	3.5	ms	

#### **SPI-Interface**

#### Logic Inputs DI, CLK and CSN

H-input voltage threshold	V <sub>IH</sub>	_	_	0.7 x V <sub>cc</sub>	V	-
L-input voltage threshold	V <sub>IL</sub>	0.3 x V <sub>cc</sub>	_	-	V	-
Hysteresis of input voltage	V <sub>IHY</sub>		200		mV	Not subject to production test. specified by design
Pull up current at pin CSN	$I_{\rm ICSN}$	- 100	- 25	- 5	μA	$V_{\rm CSN}$ = 0.7 × $V_{\rm CC}$



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
		min.	typ.	max.		
Pull down current at pin DI and CLK	I <sub>ICLK/DI</sub>	5	25	100	μA	$V_{DI} = 0.2 \times V_{CC}$
Input capacitance at pin CSN, DI or CLK	Cı	-	10	15	pF	Guaranteed by design

#### Logic Output DO

H-output voltage level	V <sub>DOH</sub>	V <sub>cc</sub> - 1.0	<i>V</i> <sub>cc</sub> – 0.7	-	V	<i>I</i> <sub>DOH</sub> = 1 mA
L-output voltage level	$V_{DOL}$	-	0.2	0.4	V	I <sub>DOL</sub> = – 1.6 mA
Tri-state leakage current	I <sub>dolk</sub>	- 10	-	10	μA	$V_{\text{CSN}} = V_{\text{CC}}$ 0 V < $V_{\text{DO}}$ < $V_{\text{CC}}$
Tri-state input capacitance	C <sub>DO</sub>	-	10	15	pF	guaranteed by design

#### **Data Input Timing**

not tested, specified by design

	•					
Clock period	t <sub>pCLK</sub>	1000	_	_	ns	-
Clock high time	t <sub>CLKH</sub>	500	_	-	ns	-
Clock low time	t <sub>CLKL</sub>	500	_	-	ns	-
Clock low before CSN low	<i>t</i> <sub>bef</sub>	500	_	-	ns	-
CSN setup time	$t_{lead}$	500	_	_	ns	-
CLK setup time	$t_{lag}$	500	_	_	ns	-
Clock low after CSN high	$t_{\rm beh}$	500	_	-	ns	-
DI setup time	t <sub>DISU</sub>	250	_	-	ns	-
DI hold time	t <sub>DIHO</sub>	250	_	-	ns	-
Input signal rise time at pin DI, CLK and CSN	t <sub>riN</sub>	-	-	200	ns	-
Input signal fall time at pin DI, CLK and CSN	t <sub>fIN</sub>	-	_	200	ns	-



 $V_{\rm S}$  = 13.5 V;  $I_{\rm CC}$  = 1 mA; normal mode; all outputs open; – 40 °C <  $T_{\rm j}$  < 150 °C (max. 125°C for CAN circuit characteristics); all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Parameter	Symbol	Lir	nit Valı	ies	Unit	Test Condition
		min.	typ.	max.		

#### Data Output Timing

not tested, specified by design

DO rise time	t <sub>rDO</sub>	_	50	100	ns	C <sub>L</sub> = 100 pF
DO fall time	t <sub>fDO</sub>	_	50	100	ns	C <sub>L</sub> = 100 pF
DO enable time	t <sub>ENDO</sub>	-	-	250	ns	low impedance
DO disable time	t <sub>DISDO</sub>	_	_	250	ns	high impedance
DO valid time	t <sub>VADO</sub>	_	100	250	ns	$V_{\rm DO}$ < 0.1 $V_{\rm CC}$ ; $V_{\rm DO}$ > 0.9 $V_{\rm CC}$ ; $C_{\rm L}$ = 100 pF

#### Thermal Prewarning and Shutdown (junction temperatures)

not tested, specified by design

OUTHS thermal prewarning ON temperature	$T_{\rm jPW}$	120	145	170	°C	bit 0 of SPI diagnosis word
OUTHS thermal prewarning hyst.	$\Delta T$	-	30	-	К	-
OUTHS thermal shutdown temp.	$T_{\rm jSD}$	150	175	200	°C	-
OUTHS thermal switch-on temp.	$T_{\rm jSO}$	120	-	170	°C	-
OUTHS thermal shutdown hyst.	$\Delta T$	-	30	-	К	-
OUTHS ratio of SD to PW temp.	$T_{\rm jSD}$ / $T_{\rm jPW}$		1.20	-	-	-
Vcc thermal shutdown temp.	$T_{\rm jSD}$	155	185	200	°C	hysteresis 15°K (typ.)
OUTHS thermal shutdown temp.	$T_{\rm jSD}$		150		°C	hysteresis 15°K (typ.)



#### 8 Timing Diagrams





Figure 6: SPI-Data Transfer Timing










Figure 8: Turn OFF/ON Time




Figure 9: DO Valid Data Delay Time and Valid Time






Figure 10: DO Enable and Disable Time




Figure 11: Watchdog Time-Out Definitions






Figure 12: Watchdog Timing Diagram




Figure 13: Reset Timing Diagram






Figure 14: Test Circuit



#### 9 Application





Figure 15: Application Circuit



#### 10 Package Outlines



#### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm



#### TLE6263-3G

Revision	History:	Sep. 19th, 2006	Revision 3.1
Previous Version: TLE6263-3G Preliminary Data Sheet 3		TLE6263-3G Preliminary Data Sheet 3.0	
Page Subjects (m		(major changes since last revision)	
	No chang	es	
Previous Version:		TLE6263-3GRB Data Sheet Version 2.0	
Page	Subjects	(major changes since last revision)	
	Device na	me changed TLE6263-3GRB to TLE6263-3G	i
	New Infine	eon Logo	
40	New Infine	eon disclaimer added	



Edition May 2006 Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 9/19/06. All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.