## EZ-USB NX2LP-Flex™ Flexible USB NAND Flash Controller

## CY7C68033/CY7C68034 Silicon Features

- Certified compliant for Bus- or Self-powered USB 2.0 operation (TID\# 40490118)
- Single-chip, integrated USB 2.0 transceiver and smart SIE
- Ultra low power - 43 mA typical current draw in any mode
- Enhanced 8051 core
- Firmware runs from internal RAM, which is downloaded from NAND flash at startup
- No external EEPROM required
- 15 KBytes of on-chip Code/Data RAM
- Default NAND firmware -8 kB
— Default free space $\sim 7 \mathrm{kB}$
- Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
- Buffering options: double, triple, and quad
- Additional programmable (BULK/INTERRUPT) 64-byte endpoint
- SmartMedia Standard Hardware ECC generation with 1-bit correction and 2-bit detection
- GPIF (General Programmable Interface)
- Allows direct connection to most parallel interfaces
- Programmable waveform descriptors and configuration registers to define waveforms
- Supports multiple Ready (RDY) inputs and Control (CTL) outputs
- 12 fully-programmable GPIO pins
- Integrated, industry-standard enhanced 8051
- $48-\mathrm{MHz}, 24-\mathrm{MHz}$, or $12-\mathrm{MHz}$ CPU operation
- Four clocks per instruction cycle
- Three counter/timers
- Expanded interrupt system
- Two data pointers
- 3.3 V operation with 5 V tolerant inputs
- Vectored USB interrupts and GPIF/FIFO interrupts
- Separate data buffers for the Set-up and Data portions of a CONTROL transfer
- Integrated $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ controller, runs at 100 or 400 kHz
- Four integrated FIFOs
- Integrated glue logic and FIFOs lower system cost
- Automatic conversion to and from 16-bit buses
- Master or slave operation
- Uses external clock or asynchronous strobes
— Easy interface to ASIC and DSP ICs
- Available in space saving, 56-pin QFN package


## CY7C68034 Only Silicon Features:

- Ideal for battery powered applications
— Suspend current: $100 \mu \mathrm{~A}$ (typ.)


## CY7C68033 Only Silicon Features:

- Ideal for non-battery powered applications
- Suspend current: $300 \mu \mathrm{~A}$ (typ.)



## Default NAND Firmware Features

Because the NX2LP-Flex ${ }^{\text {TM }}$ is intended for NAND Flash-based USB mass storage applications, a default firmware image is included in the development kit with the following features:

- High (480-Mbps) or full (12-Mbps) speed USB support
- Both common NAND page sizes supported
- 512 bytes for up to 1 Gb capacity
- 2 K bytes for up to 8 Gb capacity
- 12 configurable general-purpose I/O (GPIO) pins
- 2 dedicated chip enable (CE\#) pins
- 6 configurable CE\#/GPIO pins
- Up to 8 NAND Flash single-device (single-die) chips are supported
- Up to 4 NAND Flash dual-device (dual-die) chips are supported
- Compile option allows unused CE\# pins to be configured as GPIOs
- 4 dedicated GPIO pins
- Industry standard ECC NAND Flash correction
— 1-bit per 256-bit correction
- 2-bit error detection
- Industry standard (SmartMedia) page management for wear leveling algorithm, bad block handling, and Physical to Logical management.
- 8-bit NAND Flash interface support
- Support for $30-\mathrm{ns}$, $50-\mathrm{ns}$, and 100-ns NAND Flash timing
- Complies with the USB Mass Storage Class Specification revision 1.0
The default firmware image implements a USB 2.0 NAND Flash controller. This controller adheres to the Mass Storage Class Bulk-Only Transport Specification. The USB port of the NX2LP-Flex is connected to a host computer directly or via the downstream port of a USB hub. Host software issues commands and data to the NX2LP-Flex and receives status and data from the NX2LP-Flex using standard USB protocol.
The default firmware image supports industry leading 8-bit NAND Flash interfaces and both common NAND page sizes of 512 and $2 k$ bytes. Up to eight chip enable pins allow the NX2LP-Flex to be connected to up to eight single- or four dual-die NAND Flash chips.
Complete source code and documentation for the default firmware image are included in the NX2LP-Flex development kit to enable customization for meeting design requirements. Additionally, compile options for the default firmware allow for
quick configuration of some features to decrease design effort and increase time-to-market advantages.


## Overview

Cypress Semiconductor Corporation's (Cypress's) EZ-USB NX2LP-Flex (CY7C68033/CY7C68034) is a firmware-based, programmable version of the EZ-USB NX2LP ${ }^{\text {TM }}$ (CY7C68023/CY7C68024), which is a fixed-function, low-power USB 2.0 NAND Flash controller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost-effective solution that enables feature-rich NAND Flash-based applications.
The ingenious architecture of NX2LP-Flex results in USB data transfer rates of over 53 Mbytes per second, the maximum-allowable USB 2.0 bandwidth, while still using a low-cost 8051 microcontroller in a small 56-pin QFN package. Because it incorporates the USB 2.0 transceiver, the NX2LP-Flex is more economical, providing a smaller footprint solution than external USB 2.0 SIE or transceiver implementations. With EZ-USB NX2LP-Flex, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol, freeing the embedded microcontroller for application-specific functions and decreasing development time while ensuring USB compatibility.
The General Programmable Interface (GPIF) and Master/Slave Endpoint FIFO (8- or 16-bit data bus) provide an easy and glueless interface to popular interfaces such as UTOPIA, EPP, $I^{2} \mathrm{C}, ~ P C M C I A$, and most DSP processors.

## Applications

The NX2LP-Flex allows designers to add extra functionality to basic NAND Flash mass storage designs, or to interface them with other peripheral devices. Applications may include:

- NAND Flash-based GPS devices
- NAND Flash-based DVB video capture devices
- Wireless pointer/presenter tools with NAND Flash storage
- NAND Flash-based MPEG/TV conversion devices
- Legacy conversion devices with NAND Flash storage
- NAND Flash-based cameras
- NAND Flash mass storage device with biometric (e.g., fingerprint) security
- Home PNA devices with NAND Flash storage
- Wireless LAN with NAND Flash storage
- NAND Flash-based MP3 players
- LAN networking with NAND Flash storage

Figure 1. Example DVB Block Diagram


Figure 2. Example GPS Block Diagram


The "Reference Designs" section of the Cypress web site provides additional tools for typical USB 2.0 applications. Each reference design comes complete with firmware source and object code, schematics, and documentation. Please visit http://www.cypress.com for more information.

## Functional Overview

## USB Signaling Speed

NX2LP-Flex operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:

- Full speed, with a signaling bit rate of 12 Mbps
- High speed, with a signaling bit rate of 480 Mbps .

NX2LP-Flex does not support the low-speed signaling mode of 1.5 Mbps .

## 8051 Microprocessor

The 8051 microprocessor embedded in the NX2LP-Flex has 256 bytes of register RAM, an expanded interrupt system and three timer/counters.

## 8051 Clock Frequency

NX2LP-Flex has an on-chip oscillator circuit that uses an external $24-\mathrm{MHz}$ ( $\pm 100-\mathrm{ppm}$ ) crystal with the following characteristics:

- Parallel resonant
- Fundamental mode
- $500-\mu \mathrm{W}$ drive level
- 12-pF (5\% tolerance) load capacitors.

An on-chip PLL multiplies the $24-\mathrm{MHz}$ oscillator up to 480 MHz , as required by the transceiver/PHY, and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz . The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically

Figure 3. Crystal Configuration.


12-pF capacitor values assumes a trace capacitance of 3 pF per side on a four-layer FR4 PCA

## Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical NX2LP-Flex functions. These SFR additions are shown in Table 1. Bold type indicates non-standard, enhanced 8051 registers. The two SFR rows that end with ' 0 ' and ' 8 ' contain bit-addressable registers. The four I/O ports A-D use the SFR addresses used in the standard 8051 for ports 0-3, which are not implemented in NX2LP-Flex. Because of the faster and more efficient SFR addressing, the NX2LP-Flex I/O ports are not addressable in external RAM space (using the MOVX instruction).

## $\mathrm{I}^{2} \mathrm{C}$ Bus

NX2LP supports the $I^{2} \mathrm{C}$ bus as a master only at $100-/ 400-\mathrm{kHz}$. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to 3.3 V , even if no $\mathrm{I}^{2} \mathrm{C}$ device is connected. The $1^{2} \mathrm{C}$ bus is disabled at startup and only available for use after the initial NAND access.

Table 1. Special Function Registers

| $\mathbf{x}$ | $\mathbf{8 x}$ | $\mathbf{9 x}$ | $\mathbf{A x}$ | Bx | $\mathbf{C x}$ | Dx | Ex | Fx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IOA | IOB | IOC | IOD | SCON1 | PSW | ACC | B |
| 1 | SP | EXIF | INT2CLR | IOE | SBUF1 |  |  |  |
| 2 | DPL0 | MPAGE | INT4CLR | OEA |  |  |  |  |
| 3 | DPH0 |  |  | OEB |  |  |  |  |
| 4 | DPL1 |  |  | OEC |  |  |  |  |
| 5 | DPH1 |  |  | OED |  |  |  |  |
| 6 | DPS |  |  | OEE |  |  |  |  |
| 7 | PCON |  |  |  |  |  |  |  |
| 8 | TCON | SCON0 | IE | IP |  | EICON | EIE | EIP |
| 9 | TMOD | SBUF0 |  |  | RCAP2L |  |  |  |
| A | TL0 | AUTOPTRH1 | EP2468STAT | EP01STAT |  |  |  |  |
| B | TL1 | AUTOPTRL1 | EP24FIFOFLGS | GPIFTRIG | RCAP2H |  |  |  |
| C | TH0 | RESERVED | EP68FIFOFLGS |  | TL2 |  |  |  |
| D | TH1 | AUTOPTRH2 |  | GPIFSGLDATH | TH2 |  |  |  |
| E | CKCON | AUTOPTRL2 |  | GPIFSGLDATLX |  |  |  |  |
| F |  | RESERVED | AUTOPTRSET-UP | GPIFSGLDATLNOX |  |  |  |  |

## Buses

The NX2LP-Flex features an 8- or 16 -bit 'FIFO' bidirectional data bus, multiplexed on I/O ports B and D.
The default firmware image implements an 8-bit data bus in GPIF Master mode. It is recommended that additional interfaces added to the default firmware image use this 8-bit data bus.

## Enumeration

During the start-up sequence, internal logic checks for the presence of NAND Flash with valid firmware. If valid firmware is found, the NX2LP-Flex loads it and operates according to the firmware. If no NAND Flash is detected, or if no valid firmware is found, the NX2LP-Flex uses the default values from internal ROM space for manufacturing mode operation. The two modes of operation are described in the section "Normal Operation Mode" on page 5 and "Manufacturing Mode" on page 5.

Figure 4. NX2LP-Flex Enumeration Sequence


## Normal Operation Mode

In Normal Operation Mode, the NX2LP-Flex behaves as a USB 2.0 Mass Storage Class NAND Flash controller. This includes all typical USB device states (powered, configured, etc.). The USB descriptors are returned according to the data stored in the configuration data memory area. Normal read and write access to the NAND Flash is available in this mode.

## Manufacturing Mode

In Manufacturing Mode, the NX2LP-Flex enumerates using the default descriptors and configuration data that are stored in internal ROM space. This mode allows for first-time programming of the configuration data memory area, as well as board-level manufacturing tests.

## Default Silicon ID Values

To facilitate proper USB enumeration when no programmed NAND Flash is present, the NX2LP-Flex has default silicon ID
values stored in ROM space. The default silicon ID values should only be used for development purposes. Cypress requires designers to use their own Vendor ID for final products. A Vendor ID is obtained through registration with the USB Implementor's Forum (USB-IF). Also, if the NX2LP-Flex is used as a mass storage class device, a unique USB serial number is required for each device in order to comply with the USB Mass Storage class specification.
Cypress provides all the software tools and drivers necessary for properly programming and testing the NX2LP-Flex. Please refer to the documentation in the development kit for more information on these topics.

Table 2. Default Silicon ID Values

| Default VID/PID/DID |  |  |
| :--- | :---: | :--- |
| Vendor ID | $0 \times 04 B 4$ | Cypress Semiconductor |
| Product ID | $0 \times 8613$ | EZ-USB $^{\circledR}$ Default |
| Device release | 0xAnnn | Depends on chip revision <br> (nnn = chip revision, where first <br> silicon = 001) |

## ReNumeration ${ }^{\text {™ }}$

Cypress's ReNumeration ${ }^{\text {TM }}$ feature is used in conjunction with the NX2LP-Flex manufacturing software tools to enable first-time NAND programming. It is only available when used in conjunction with the NX2LP-Flex Manufacturing tools, and is not enabled during normal operation.

## Bus-powered Applications

The NX2LP-Flex fully supports bus-powered designs by enumerating with less than 100 mA , as required by the USB 2.0 specification.

## Interrupt System

## INT2 Interrupt Request and Enable Registers

NX2LP-Flex implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See the EZ-USB Technical Reference Manual (TRM) for more details.

## USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that normally would be required to identify the individual USB interrupt source, the NX2LP-Flex provides a second level of interrupt vectoring, called Autovectoring. When a USB interrupt is asserted, the NX2LP-Flex pushes the program counter onto its stack then jumps to address 0x0500, where it expects to find a 'jump' instruction to the USB Interrupt service routine.
Developers familiar with Cypress's programmable USB devices should note that these interrupt vector values differ from those used in other EZ-USB microcontrollers. This is due to the additional NAND boot logic that is present in the NX2LP-Flex ROM space. Also, these values are fixed and cannot be changed in the firmware.

Table 3. INT2 USB Interrupts

| USB INTERRUPT TABLE FOR INT2 |  |  |  |
| :---: | :---: | :---: | :---: |
| Priority | INT2VEC Value | Source | Notes |
| 1 | 0x500 | SUDAV | Setup Data Available |
| 2 | 0x504 | SOF | Start of Frame (or microframe) |
| 3 | 0x508 | SUTOK | Setup Token Received |
| 4 | 0x50C | SUSPEND | USB Suspend request |
| 5 | 0x510 | USB RESET | Bus reset |
| 6 | 0x514 | HISPEED | Entered high speed operation |
| 7 | 0x518 | EPOACK | NX2LP ACK'd the CONTROL Handshake |
| 8 | 0x51C |  | Reserved |
| 9 | 0x520 | EPO-IN | EPO-IN ready to be loaded with data |
| 10 | 0x524 | EPO-OUT | EPO-OUT has USB data |
| 11 | 0x528 | EP1-IN | EP1-IN ready to be loaded with data |
| 12 | 0x52C | EP1-OUT | EP1-OUT has USB data |
| 13 | 0x530 | EP2 | IN: buffer available. OUT: buffer has data |
| 14 | 0x534 | EP4 | IN: buffer available. OUT: buffer has data |
| 15 | 0x538 | EP6 | IN: buffer available. OUT: buffer has data |
| 16 | 0x53C | EP8 | IN: buffer available. OUT: buffer has data |
| 17 | 0x540 | IBN | IN-Bulk-NAK (any IN endpoint) |
| 18 | 0x544 |  | Reserved |
| 19 | 0x548 | EPOPING | EPO OUT was Pinged and it NAK'd |
| 20 | 0x54C | EP1PING | EP1 OUT was Pinged and it NAK'd |
| 21 | 0x550 | EP2PING | EP2 OUT was Pinged and it NAK'd |
| 22 | 0x554 | EP4PING | EP4 OUT was Pinged and it NAK'd |
| 23 | 0x558 | EP6PING | EP6 OUT was Pinged and it NAK'd |
| 24 | 0x55C | EP8PING | EP8 OUT was Pinged and it NAK'd |
| 25 | 0x560 | ERRLIMIT | Bus errors exceeded the programmed limit |
| 26 | 0x564 |  | Reserved |
| 27 | 0x568 |  | Reserved |
| 28 | 0x56C |  | Reserved |
| 29 | 0x570 | EP2ISOERR | ISO EP2 OUT PID sequence error |
| 30 | 0x574 | EP4ISOERR | ISO EP4 OUT PID sequence error |
| 31 | 0x578 | EP6ISOERR | ISO EP6 OUT PID sequence error |
| 32 | 0x57C | EP8ISOERR | ISO EP8 OUT PID sequence error |

If Autovectoring is enabled (AV2EN $=1$ in the INTSET-UP register), the NX2LP-Flex substitutes its INT2VEC byte. Therefore, if the high byte ('page') of a jump-table address is preloaded at location $0 \times 544$, the automatically-inserted INT2VEC byte at $0 \times 545$ will direct the jump to the correct address out of the 27 addresses within the page.

## FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB-interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, like the USB Interrupt, can employ autovectoring. Table 4 shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Table 4. Individual FIFO/GPIF Interrupt Sources

| Priority | INT4VEC Value | Source | Notes |
| :---: | :---: | :---: | :--- |
| 1 | $0 \times 580$ | EP2PF | Endpoint 2 Programmable Flag |
| 2 | $0 \times 584$ | EP4PF | Endpoint 4 Programmable Flag |
| 3 | $0 \times 588$ | EP6PF | Endpoint 6 Programmable Flag |
| 4 | $0 \times 58 \mathrm{C}$ | EP8PF | Endpoint 8 Programmable Flag |
| 5 | $0 \times 590$ | EP2EF | Endpoint 2 Empty Flag |
| 6 | $0 \times 594$ | EP4EF | Endpoint 4 Empty Flag |
| 7 | $0 \times 598$ | EP6EF | Endpoint 6 Empty Flag |
| 8 | $0 \times 59 \mathrm{C}$ | EP8EF | Endpoint 8 Empty Flag |
| 9 | $0 \times 5$ A0 | EP2FF | Endpoint 2 Full Flag |
| 10 | $0 \times 5$ A4 | EP4FF | Endpoint 4 Full Flag |
| 11 | $0 \times 5$ A8 | EP6FF | Endpoint 6 Full Flag |
| 12 | $0 \times 5$ AC | EP8FF | Endpoint 8 Full Flag |
| 13 | $0 \times 5 B 0$ | GPIFDONE | GPIF Operation Complete |
| 14 | $0 \times 5 B 4$ | GPIFWF | GPIF Waveform |

If Autovectoring is enabled (AV4EN $=1$ in the INTSET-UP register), the NX2LP-Flex substitutes its INT4VEC byte. Therefore, if the high byte ('page') of a jump-table address is preloaded at location $0 \times 554$, the automatically-inserted INT4VEC byte at $0 \times 555$ will direct the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the NX2LP-Flex pushes the program counter onto its stack then jumps to address 0x553, where it expects to find a 'jump' instruction to the ISR Interrupt service routine.

## Reset and Wakeup

## Reset Pin

The input pin RESET\#, will reset the NX2LP-Flex when asserted. This pin has hysteresis and is active LOW. When a crystal is used as the clock source for the NX2LP-Flex, the
reset period must allow for the stabilization of the crystal and the PLL. This reset period should be approximately 5 ms after $\mathrm{V}_{\mathrm{Cc}}$ has reached 3.0 V . If the crystal input pin is driven by a clock signal, the internal PLL stabilizes in $200 \mu \mathrm{~s}$ after $\mathrm{V}_{\mathrm{Cc}}$ has reached $3.0 \mathrm{~V}^{[1]}$. Figure 5 shows a power-on reset condition and a reset applied during operation. A power-on reset is defined as the time reset is asserted while power is being applied to the circuit. A powered reset is defined to be when the NX2LP-Flex has previously been powered on and operating and the RESET\# pin is asserted.
Cypress provides an application note which describes and recommends power on reset implementation and can be found on the Cypress web site. For more information on reset implementation for the EZ-USB family of products visit the http://www.cypress.com website.

Figure 5. Reset Timing Plots


Note

1. If the external clock is powered at the same time as the CY7C68033/CY7C68034 and has a stabilization wait period, it must be added to the $200 \mu \mathrm{~s}$.

Table 5. Reset Timing Values

| Condition | T RESET |
| :--- | :---: |
| Power-on Reset with crystal | 5 ms |
| Power-on Reset with external <br> clock source | $200 \mu \mathrm{~s}+$ Clock stability time |
| Powered Reset | $200 \mu \mathrm{~s}$ |

## Wakeup Pins

The 8051 puts itself and the rest of the chip into a power-down mode by setting PCON. $0=1$. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts, after the PLL stabilizes, and then the 8051 receives a wakeup interrupt. This applies whether or not NX2LP-Flex is connected to the USB.
The NX2LP-Flex exits the power-down (USB suspend) state using one of the following methods:

- USB bus activity (if D+/D- lines are left floating, noise on these lines may indicate activity to the NX2LP-Flex and initiate a wakeup).
- External logic asserts the WAKEUP pin
- External logic asserts the PA3/WU2 pin.

The second wakeup pin, WU2, can also be configured as a general purpose I/O pin. This allows a simple external R-C network to be used as a periodic wakeup source. Note that WAKEUP is, by default, active LOW.

## Program/Data RAM

## Internal ROM/RAM Size

The NX2LP-Flex has 1 kBytes ROM and 15 kBytes of internal program/data RAM, where PSEN\#/RD\# signals are internally ORed to allow the 8051 to access it as both program and data memory. No USB control registers appear in this space.

## Internal Code Memory

This mode implements the internal block of RAM (starting at $0 \times 0500$ ) as combined code and data memory, as shown in Figure 6, below.
Only the internal and scratch pad RAM spaces have the following access:

- USB download (only supported by the Cypress Manufacturing Tool)
- Setup data pointer
- NAND boot access.

Figure 6. Internal Code Memory

*SUDPTR, USB download, NAND boot access

## Register Addresses

Figure 7. Internal Register Addresses

| $\overline{\text { FFFF }}$ | 4 KBytes EP2-EP8 buffers $(8 \times 512)$ |
| :---: | :---: |
| F000 |  |
| EFFF | 2 KBytes RESERVED |
| E800 |  |
| $\begin{aligned} & \text { E7FF } \\ & \text { E7CO } \end{aligned}$ | 64 Bytes EP1IN |
| $\begin{aligned} & \hline \text { E7BA } \\ & \text { E780 } \\ & \hline \end{aligned}$ | 64 Bytes EP1OUT |
| $\begin{aligned} & \text { E77F } \\ & \text { E } 740 \\ & \hline \end{aligned}$ | 64 Bytes EPO IN/OUT |
| $\begin{aligned} & \text { E73F } \\ & \text { E700 } \end{aligned}$ | 64 Bytes RESERVED |
| $\begin{aligned} & \text { E6FF } \\ & \text { E500 } \end{aligned}$ | 8051 Addressable Registers (512) |
| $\begin{aligned} & \text { E4FF } \\ & \text { E480 } \\ & \hline \end{aligned}$ | Reserved (128) |
| E47F E400 | 128 bytes GPIF Waveforms |
| $\begin{aligned} & \text { E3FF } \\ & \text { E200 } \end{aligned}$ | Reserved (512) |
| $\begin{aligned} & \hline \text { E1FF } \\ & \text { E000 } \end{aligned}$ | 512 bytes 8051 xdata RAM |

## Endpoint RAM

## Size

- $3 \times 64$ bytes (Endpoints 0 and 1)
- $8 \times 512$ bytes (Endpoints 2, 4, 6, 8)


## Organization

- EPO
- Bidirectional endpoint zero, 64-byte buffer
- EP1IN, EP1OUT
- 64-byte buffers, bulk or interrupt
- EP2,4,6,8
- Eight 512-byte buffers, bulk, interrupt, or isochronous.
- EP4 and EP8 can be double buffered, while EP2 and 6 can be either double, triple, or quad buffered.
For high-speed endpoint configuration options, see Figure 8.


## Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

## Endpoint Configurations (High-speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT. The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in full-speed BULK mode, only the first 64 bytes of each buffer are used. For example, in high-speed the max packet size is 512 bytes, but in full-speed it is 64 bytes. Even though a buffer is configured to be a 512 byte buffer, in full-speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration would be:
EP2-1024 double buffered; EP6-512 quad buffered (column 8 in Figure 8).

Figure 8. Endpoint Configuration


Default Full-Speed Alternate Settings
Table 6. Default Full-Speed Alternate Settings ${ }^{[2,3]}$

| Alternate Setting | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :--- | :--- | :--- |
| ep0 | 64 | 64 | 64 | 64 |
| ep1out | 0 | 64 bulk | 64 int | 64 int |
| ep1in | 0 | 64 bulk | 64 int | 64 int |
| ep2 | 0 | 64 bulk out $(2 \times)$ | 64 int out $(2 \times)$ | 64 iso out $(2 \times)$ |

[^0]Table 6. Default Full-Speed Alternate Settings ${ }^{[2,3]}$ (continued)

| ep4 | 0 | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ | 64 bulk out $(2 \times)$ |
| :--- | :--- | :--- | :--- | :--- |
| ep6 | 0 | 64 bulk in $(2 \times)$ | 64 int in $(2 \times)$ | 64 iso in $(2 \times)$ |
| ep8 | 0 | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ | 64 bulk in $(2 \times)$ |

Default High-Speed Alternate Settings
Table 7. Default High-Speed Alternate Settings ${ }^{[2,3]}$

| Alternate Setting | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| :--- | :--- | :--- | :--- | :--- |
| ep0 | 64 | 64 | 64 | 64 |
| ep1out | 0 | 512 bulk $^{[4]}$ | 64 int | 64 int |
| ep1in | 0 | 512 bulk $^{[4]}$ | 64 int | 64 int |
| ep2 | 0 | 512 bulk out $(2 \times)$ | 512 int out $(2 \times)$ | 512 iso out $(2 \times)$ |
| ep4 | 0 | 512 bulk out $(2 \times)$ | 512 bulk out $(2 \times)$ | 512 bulk out $(2 \times)$ |
| ep6 | 0 | 512 bulk in $(2 \times)$ | 512 int in $(2 \times)$ | 512 iso in $(2 \times)$ |
| ep8 | 0 | 512 bulk in $(2 \times)$ | 512 bulk in $(2 \times)$ | 512 bulk in $(2 \times)$ |

## External FIFO Interface

## Architecture

The NX2LP-Flex slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories, and are controlled by FIFO control signals (such as SLCS\#, SLRD, SLWR, SLOE, PKTEND, and flags).
In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms, the GPIF for internally generated control signals, or the slave FIFO interface for externally controlled transfers.

## Master/Slave Control Signals

The NX2LP-Flex endpoint FIFOS are implemented as eight physically distinct $256 \times 16$ RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is done virtually instantaneously, giving essentially zero transfer time between 'USB FIFOS' and 'Slave FIFOS.' Since they are physically the same memory, no bytes are actually transferred between buffers.
At any given time, some RAM blocks are filling/emptying with USB data under SIE control, while other RAM blocks are available to the 8051 and/or the I/O control unit. The RAM blocks operate as single-port in the USB domain, and dual-port in the 8051-I/O domain. The blocks can be configured as single, double, triple, or quad buffered as previously shown.
The I/O control unit implements either an internal-master (M for master) or external-master (S for Slave) interface.
In Master (M) mode, the GPIF internally controls FIFOADR[1:0] to select a FIFO. The two RDY pins can be used as flag inputs from an external FIFO or other logic if desired. The GPIF can be run from an internally derived clock
(IFCLK), at a rate that transfers data up to 96 Megabytes/s (48-MHz IFCLK with 16-bit interface).
In Slave (S) mode, the NX2LP-Flex accepts an internally derived clock (IFCLK, max. frequency 48 MHz ) and SLCS\#, SLRD, SLWR, SLOE, PKTEND signals from external logic. Each endpoint can individually be selected for byte or word operation by an internal configuration bit, and a Slave FIFO Output Enable signal SLOE enables data of the selected width. External logic must ensure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface must operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in a synchronous mode. The signals SLRD, SLWR, SLOE and PKTEND are gated by the signal SLCS\#.

## GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz . A bit within the IFCONFIG register will invert the IFCLK signal.
The default NAND firmware image implements a $48-\mathrm{MHz}$ internally supplied interface clock. The NAND boot logic uses the same configuration to implement 100-ns timing on the NAND bus to support proper detection of all NAND Flash types.

## GPIF

The GPIF is a flexible 8- or 16-bit parallel interface driven by a user-programmable finite state machine. It allows the NX2LP-Flex to perform local bus mastering, and can implement a wide variety of protocols such as 8 -bit NAND interface, printer parallel port, and Utopia. The default NAND firmware and boot logic utilizes GPIF functionality to interface with NAND Flash.
The GPIF on the NX2LP-Flex features three programmable control outputs (CTL) and two general-purpose ready inputs (RDY). The GPIF data bus width can be 8 or 16 bits. Because

Note
4. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1.
the default NAND firmware image implements an 8-bit data bus and up to 8 chip enable pins on the GPIF ports, it is recommended that designs based upon the default firmware image use an 8 -bit data bus as well.
Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, etc. A sequence of the GPIF vectors make up a single waveform that will be executed to perform the desired data move between the NX2LP-Flex and the external device.

## Three Control OUT Signals

The NX2LP-Flex exposes three control signals, CTL[2:0]. CTLx waveform edges can be programmed to make transitions as fast as once per clock (20.8 ns using a $48-\mathrm{MHz}$ clock).

## Two Ready IN Signals

The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56-pin package brings out two signals, RDY[1:0].

## Long Transfer Mode

In GPIF Master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCB0) for unattended transfers of up to $2^{32}$ transactions. The GPIF automatically throttles data flow to prevent under- or over-flow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

## ECC Generation ${ }^{[5]}$

The NX2LP-Flex can calculate ECCs (Error-Correcting Codes) on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations:

- Two ECCs, each calculated over 256 bytes (SmartMedia Standard)
- One ECC calculated over 512 bytes.

The two ECC configurations described below are selected by the ECCM bit. The ECC can correct any one-bit error or detect any two-bit error.
$E C C M=0$
Two 3-byte ECCs, each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard and is used by both the NAND boot logic and default NAND firmware image.
When any value is written to ECCRESET and data is then passed across the GPIF or Slave FIFO interface, the ECC for the first 256 bytes of data will be calculated and stored in ECC1. The ECC for the next 256 bytes of data will be stored in ECC2. After the second ECC is calculated, the values in the ECCX registers will not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

ECCM = 1
One 3-byte ECC calculated over a 512-byte block of data.
When any value is written to ECCRESET and data is then passed across the GPIF or Slave FIFO interface, the ECC for the first 512 bytes of data will be calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the value in ECC1 will not change until ECCRESET is written again, even if more data is subsequently passed across the interface

## Autopointer Access

NX2LP-Flex provides two identical autopointers. They are similar to the internal 8051 data pointers, but with an additional feature: they can optionally increment after every memory access. Also, the autopointers can point to any NX2LP-Flex register or endpoint buffer space.

## $I^{2} \mathrm{C}$ Controller

NX2LP has one $I^{2} \mathrm{C}$ port that the 8051, once running uses to control external $I^{2} \mathrm{C}$ devices. The $\mathrm{I}^{2} \mathrm{C}$ port operates in master mode only. The $I^{2} \mathrm{C}$ post is disabled at startup and only available for use after the initial NAND access.

## ${ }^{2} C$ Port Pins

The $I^{2} \mathrm{C}$ pins SCL and SDA must have external $2.2-\mathrm{k} \Omega$ pull-up resistors even if no EEPROM is connected to the NX2LP.
$I^{2}$ C Interface General-Purpose Access
The 8051 can control peripherals connected to the $I^{2} \mathrm{C}$ bus using the $I^{2} \mathrm{CTL}$ and $I^{2}$ DATA registers. NX2LP provides $I^{2} C$ master control only and is never an $I^{2} \mathrm{C}$ slave.

[^1]
## Pin Assignments

Figure 9 and Figure 10 identify all signals for the 56-pin NX2LP-Flex package.
Three modes of operation are available for the NX2LP-Flex: Port mode, GPIF Master mode, and Slave FIFO mode. These modes define the signals on the right edge of each column in Figure 9. The right-most column details the signal functionality
from the default NAND firmware image, which actually utilizes GPIF Master mode. The signals on the left edge of the 'Port' column are common to all modes of the NX2LP-Flex. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power-on default configuration.
Figure 10 details the pinout of the 56-pin package and lists pin names for all modes of operation. Pin names with an asterisk (*) feature programmable polarity.

Figure 9. Port and Signal Mapping

|  | Port |  | GPIF Master | Slave FIFO | Default NAND Firmware Use |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PD7 | $\leftrightarrow$ FD[15] | $\leftrightarrow$ FD[15] | $\stackrel{\text { CE7\#/GPIO7 }}{ }$ |
|  |  | PD6 | $\leftrightarrow \mathrm{FDP}^{\text {[14] }}$ | $\stackrel{\text { FD [14] }}{ }$ | $\stackrel{\text { CE6\#/GPIO6 }}{ }$ |
|  |  | PD5 | $\stackrel{\text { FD[13] }}{\leftrightarrow}$ | $\stackrel{\text { ¢ }}{\stackrel{\text { FD [ }}{ } \text { [13] }}$ | $\stackrel{\leftrightarrow}{\leftrightarrow}$ CE5\#/GPIO5 |
|  |  | PD4 | $\stackrel{\text { a }}{\leftrightarrow} \mathrm{FD[12]}$ | $\stackrel{\text { a }}{\leftrightarrow} \mathrm{FD}[12]$ | $\stackrel{\text { CE4\#/GPIO4 }}{\stackrel{\text { CE3\#/GPIO3 }}{ }}$ |
|  |  | PD2 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[10]$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[10]$ | $\stackrel{\text { CE2\#/GPIO2 }}{ }$ |
|  |  | PD1 | $\leftrightarrow$ FD $[9]$ | $\leftrightarrow$ FD[9] | $\leftrightarrow$ CE1\# |
|  |  | PD0 | $\left.\stackrel{\leftrightarrow}{ } \mathrm{FD}^{\text {[ }} 8 \mathrm{~B}\right]$ | $\stackrel{\leftrightarrow}{ } \mathrm{FD}^{\text {[ } 8]}$ | $\stackrel{\leftrightarrow}{\leftrightarrow}$ CEO\# |
|  |  | PB7 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FDD}[7]$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FDD}[7]$ | $\stackrel{\leftrightarrow}{\leftrightarrow}$ DD7 |
|  |  | PB6 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[6]$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[6]$ | $\stackrel{\leftrightarrow}{\leftrightarrow}$ DD6 |
| $\longrightarrow$ | Xtalin | PB5 PB4 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD} 5[4]$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FPD} 54]$ | $\stackrel{\text { ¢ }}{\leftrightarrow}$ DD5 |
|  | XTALOUT | PB3 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[3]$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[3]$ | $\stackrel{\text { DD3 }}{ }$ |
|  | RESET\# | PB2 | $\leftrightarrow \mathrm{FD}^{[2]}$ | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[2]$ | $\stackrel{\text { DD2 }}{ }$ |
|  | SCL | PB1 | $\leftrightarrow$ FD[1] | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{FD}[1]$ | $\leftrightarrow$ DD1 |
|  | SDATA | PB0 | $\leftrightarrow$ FD[0] | $\leftrightarrow$ FD[0] | $\leftrightarrow$ DD0 |
|  |  |  | $\xrightarrow{\rightarrow} \mathrm{RDYO}$ | $\rightarrow$ SLRD $\rightarrow$ SLWR | $\begin{aligned} & \rightarrow \mathrm{R} \text { R1\# } \\ & \rightarrow \mathrm{R} 1 \# \end{aligned}$ |
|  |  |  | $\leftarrow$ CTLO | $\leftarrow$ FLAGA | $\leftarrow$ WE\# |
|  |  |  | $\leftarrow$ CTL1 | $\leftarrow$ FLAGB | $\leftarrow$ REO\# |
|  |  |  | $\leftarrow$ CTL2 | $\leftarrow$ FLAGC | $\leftarrow$ RE1\# |
|  |  | PA7 | $\stackrel{\leftrightarrow}{\text { PA7 }}$ | $\stackrel{\leftrightarrow}{\text { FLAGD/SLCS\#/PA7 }}$ | $\leftarrow$ GPIO1 |
|  |  | PA6 | $\stackrel{\leftrightarrow}{\text { PA6 }}$ | $\stackrel{\leftrightarrow}{\text { PKTEND }}$ | $\leftarrow$ GPIOO |
|  |  | PA5 | $\stackrel{\leftrightarrow}{\leftrightarrow}$ PA5 ${ }^{\text {P }}$ | $\stackrel{\text { FIFOADR1 }}{\stackrel{\text { FIFOADRO }}{ }}$ | EWP ${ }_{\text {NF\# }}$ |
| $\longrightarrow$ | DPLUS | WU2/PA3 | $\stackrel{\leftrightarrow}{\leftrightarrow} \mathrm{PA} 3 / \mathrm{WU} 2$ | $\leftarrow$ PA3/WU2 | $\leftarrow$ LED2\# |
| $\rightarrow$ | DMINUS | PA2 | $\leftrightarrow$ PA2 | $\leftarrow$ SLOE | $\rightarrow$ LED1\# |
|  |  | INT1\#IPA1 | $\stackrel{\leftrightarrow}{\text { PA1/INT1\# }}$ | $\leftarrow$ PA1/INT1\# | $\stackrel{\text { ALE }}{ }$ |
|  |  | INTO\#PPAO | $\leftrightarrow$ PAO/INTO\# | $\leftrightarrow$ PAO/INTO\# | $\leftrightarrow$ CLE |
|  |  | GPIO8 GPIO9 | $\stackrel{\text { GPIO8 }}{\leftarrow} \stackrel{\text { GPIO9 }}{ }$ | $\stackrel{\text { GPIO8 }}{\leftarrow}$ | $\stackrel{\leftrightarrow}{\leftarrow} \text { GPIO8 }$ |

CY7C68033/CY7C68034

Figure 10. CY7C68033/CY7C68034 56-pin QFN Pin Assignment


Table 8. NX2LP-Flex Pin Descriptions ${ }^{[6]}$

| $\begin{array}{\|l} \hline 56 \text { QFN } \\ \text { Pin } \\ \text { Number } \end{array}$ | Default Pin Name | NAND Firmware Usage | Pin Type | Default State | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | DMINUS | N/A | I/O/Z | Z | USB D- Signal. Connect to the USB D- signal. |
| 8 | DPLUS | N/A | I/O/Z | Z | USB D+ Signal. Connect to the USB D+ signal. |
| 42 | RESET\# | N/A | Input | N/A | Active LOW Reset. Resets the entire chip. See section "Reset and Wakeup" on page 7 for more details. |
| 5 | XTALIN | N/A | Input | N/A | Crystal Input. Connect this signal to a $24-\mathrm{MHz}$ parallel-resonant, fundamental mode crystal and load capacitor to GND. It is also correct to drive XTALIN with an external 24-MHz square wave derived from another clock source. When driving from an external source, the driving signal should be a 3.3 V square wave. |
| 4 | XTALOUT | N/A | Output | N/A | Crystal Output. Connect this signal to a $24-\mathrm{MHz}$ parallel-resonant, fundamental mode crystal and load capacitor to GND. If an external clock is used to drive XTALIN, leave this pin open. |
| 54 | GPIO9 | GPIO9 | O/Z | 12 MHz | GPIO9 is a bidirectional IO port pin. |
| 1 | RDYO or SLRD | R_B1\# | Input | N/A | Multiplexed pin whose function is selected by IFCONFIG[1:0]. <br> RDY0 is a GPIF input signal. <br> SLRD is the input-only read strobe with programmable polarity (FIFOPINPOLAR[3]) for the slave FIFOs connected to FD[7:0] or FD[15:0]. <br> R_B1\# is a NAND Ready/Busy input signal. |
| 2 | RDY1 or SLWR | R_B2\# | Input | N/A | Multiplexed pin whose function is selected by IFCONFIG[1:0]. <br> RDY1 is a GPIF input signal. <br> SLWR is the input-only write strobe with programmable polarity (FIFOPINPOLAR[2]) for the slave FIFOs connected to FD[7:0] or FD[15:0]. <br> R_B2\# is a NAND Ready/Busy input signal. |
| 29 | $\begin{aligned} & \hline \text { CTLO or } \\ & \text { FLAGA } \end{aligned}$ | WE\# | O/Z | H | Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTLO is a GPIF control output. <br> FLAGA is a programmable slave-FIFO output status flag signal. Defaults to programmable for the FIFO selected by the FIFOADR[1:0] pins. <br> WE\# is the NAND write enable output signal. |
| 30 | CTL1 or <br> FLAGB | REO\# | O/Z | H | Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTL1 is a GPIF control output. <br> FLAGB is a programmable slave-FIFO output status flag signal. Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins. REO\# is a NAND read enable output signal. |
| 31 | $\begin{aligned} & \hline \text { CTL2 or } \\ & \text { FLAGC } \end{aligned}$ | RE1\# | O/Z | H | Multiplexed pin whose function is selected by IFCONFIG[1:0]. CTL2 is a GPIF control output. <br> FLAGC is a programmable slave-FIFO output status flag signal. Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins. RE1\# is a NAND read enable output signal. |

Note
6. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power-up and ir standby. Note also that no pins should be driven while the device is powered down.

Table 8. NX2LP-Flex Pin Descriptions (continued) ${ }^{[6]}$

| 56 QFN <br> Pin <br> Number | Default Pin <br> Name | NAND <br> Firmware <br> Usage | Pin <br> Type | Default <br> State | Description |
| :---: | :--- | :---: | :---: | :---: | :--- | :--- |
| 13 | GPIO8 | GPIO8 | I/O/Z | I | GPIO8: is a bidirectional IO port pin. |

Table 8. NX2LP-Flex Pin Descriptions (continued) ${ }^{[6]}$

| $\begin{aligned} & 56 \text { QFN } \\ & \text { Pin } \\ & \text { Number } \end{aligned}$ | Default Pin Name | NAND Firmware Usage | Pin Type | Default State | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 39 | PA6 or PKTEND | GPIOO (Input) | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PA6) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] bits. <br> PA6 is a bidirectional I/O port pin. <br> PKTEND is an input used to commit the FIFO packet data to the endpoint and whose polarity is programmable via FIFOPINPOLAR[5]. <br> GPIO1 is a general purpose I/O signal. |
| 40 | PA7 or FLAGD or SLCS\# | GPIO1 (Input) | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PA7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and PORTACFG[7] bits. <br> PA7 is a bidirectional I/O port pin. <br> FLAGD is a programmable slave-FIFO output status flag signal. <br> SLCS\# gates all other slave FIFO enable/strobes <br> GPIOO is a general purpose I/O signal. |
| Port B |  |  |  |  |  |
| 18 | $\begin{aligned} & \mathrm{PBO} \text { or } \\ & \mathrm{FD}[0] \end{aligned}$ | DD0 | I/O/Z | $\begin{gathered} 1 \\ (\mathrm{PBO}) \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PBO is a bidirectional I/O port pin. <br> FD[0] is the bidirectional FIFO/GPIF data bus. <br> DDO is a bidirectional NAND data bus signal. |
| 19 | $\begin{aligned} & \mathrm{PB1} \text { or } \\ & \mathrm{FD}[1] \end{aligned}$ | DD1 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB1) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB1 is a bidirectional I/O port pin. <br> FD[1] is the bidirectional FIFO/GPIF data bus. <br> DD1 is a bidirectional NAND data bus signal. |
| 20 | $\begin{aligned} & \mathrm{PB2} \text { or } \\ & \mathrm{FD}[2] \end{aligned}$ | DD2 | I/O/Z | $\begin{gathered} 1 \\ \text { (PB2) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB2 is a bidirectional I/O port pin. <br> FD[2] is the bidirectional FIFO/GPIF data bus. DD2 is a bidirectional NAND data bus signal. |
| 21 | $\begin{aligned} & \text { PB3 or } \\ & \text { FD[3] } \end{aligned}$ | DD3 | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PB3) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB3 is a bidirectional I/O port pin. <br> FD[3] is the bidirectional FIFO/GPIF data bus. <br> DD3 is a bidirectional NAND data bus signal. |
| 22 | $\begin{aligned} & \hline \text { PB4 or } \\ & \text { FD[4] } \end{aligned}$ | DD4 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB4) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB4 is a bidirectional I/O port pin. <br> FD[4] is the bidirectional FIFO/GPIF data bus. DD4 is a bidirectional NAND data bus signal. |
| 23 | $\begin{aligned} & \text { PB5 or } \\ & \text { FD[5] } \end{aligned}$ | DD5 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB5) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB5 is a bidirectional I/O port pin. <br> FD[5] is the bidirectional FIFO/GPIF data bus. <br> DD5 is a bidirectional NAND data bus signal. |
| 24 | $\begin{aligned} & \mathrm{PB6} \text { or } \\ & \mathrm{FD}[6] \end{aligned}$ | DD6 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB6) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB6 is a bidirectional I/O port pin. <br> FD[6] is the bidirectional FIFO/GPIF data bus. DD6 is a bidirectional NAND data bus signal. |
| 25 | $\begin{aligned} & \text { PB7 or } \\ & \text { FD[7] } \end{aligned}$ | DD7 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PB7) } \end{gathered}$ | Multiplexed pin whose function is selected by IFCONFIG[1:0]. PB7 is a bidirectional I/O port pin. <br> FD[7] is the bidirectional FIFO/GPIF data bus. <br> DD7 is a bidirectional NAND data bus signal. |
| PORT D |  |  |  |  |  |
| 45 | $\begin{aligned} & \text { PD0 or } \\ & \text { FD[8] } \end{aligned}$ | CEO\# | I/O/Z | $\begin{gathered} 1 \\ \text { (PDO) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[8] is the bidirectional FIFO/GPIF data bus. CEO\# is a NAND chip enable output signal. |

Table 8. NX2LP-Flex Pin Descriptions (continued) ${ }^{[6]}$

| 56 QFN Pin Number | Default Pin Name | NAND Firmware Usage | Pin Type | Default State | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 46 | $\begin{aligned} & \text { PD1 or } \\ & \text { FD[9] } \end{aligned}$ | CE1\# | I/O/Z | $\begin{gathered} \text { I } \\ \text { (PD1) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[9] is the bidirectional FIFO/GPIF data bus. <br> CE1\# is a NAND chip enable output signal. |
| 47 | $\begin{aligned} & \hline \text { PD2 or } \\ & \text { FD[10] } \end{aligned}$ | CE2\# or GPIO2 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD2) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[10] is the bidirectional FIFO/GPIF data bus. <br> CE2\# is a NAND chip enable output signal. <br> GPIO2 is a general purpose I/O signal. |
| 48 | $\begin{aligned} & \text { PD3 or } \\ & \text { FD[11] } \end{aligned}$ | CE3\# or GPIO3 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD3) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[11] is the bidirectional FIFO/GPIF data bus. CE3\# is a NAND chip enable output signal. <br> GPIO3 is a general purpose I/O signal. |
| 49 | $\begin{aligned} & \hline \text { PD4 or } \\ & \text { FD[12] } \end{aligned}$ | CE4\# or GPIO4 | I/O/Z | $\begin{gathered} 1 \\ \text { (PD4) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[12] is the bidirectional FIFO/GPIF data bus. CE4\# is a NAND chip enable output signal. <br> GPIO4 is a general purpose I/O signal. |
| 50 | $\begin{aligned} & \text { PD5 or } \\ & \text { FD[13] } \end{aligned}$ | CE5\# or GPIO5 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD5) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[13] is the bidirectional FIFO/GPIF data bus. <br> CE5\# is a NAND chip enable output signal. <br> GPIO5 is a general purpose I/O signal. |
| 51 | $\begin{aligned} & \text { PD6 or } \\ & \text { FD[14] } \end{aligned}$ | CE6\# or GPIO6 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD6) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[14] is the bidirectional FIFO/GPIF data bus. <br> CE6\# is a NAND chip enable output signal. <br> GPIO6 is a general purpose I/O signal. |
| 52 | $\begin{aligned} & \text { PD7 or } \\ & \text { FD[15] } \end{aligned}$ | CE7\# or GPIO7 | I/O/Z | $\begin{gathered} \mathrm{I} \\ \text { (PD7) } \end{gathered}$ | Multiplexed pin whose function is selected by the IFCONFIG[1:0] and EPxFIFOCFG. 0 (wordwide) bits. <br> FD[15] is the bidirectional FIFO/GPIF data bus. <br> CE7\# is a NAND chip enable output signal. <br> GPIO7 is a general purpose I/O signal. |
| Power and Ground |  |  |  |  |  |
| $\begin{aligned} & \hline 3 \\ & 7 \end{aligned}$ | AVCC | N/A | Power | N/A | Analog $\mathbf{V}_{\mathbf{c c}}$. Connect this pin to 3.3 V power source. This signal provides power to the analog section of the chip. |
| $\begin{gathered} \hline 6 \\ 10 \end{gathered}$ | AGND | N/A | Ground | N/A | Analog Ground. Connect to ground with as short a path as possible. |
| $\begin{aligned} & 11 \\ & 17 \\ & 27 \\ & 32 \\ & 43 \\ & 55 \end{aligned}$ | VCC | N/A | Power | N/A | $\mathbf{V}_{\mathbf{c c}}$. Connect to 3.3 V power source. |
| $\begin{aligned} & 12 \\ & 26 \\ & 28 \\ & 41 \\ & 53 \\ & 56 \end{aligned}$ | GND | N/A | Ground | N/A | Ground. |

## Register Summary

NX2LP-Flex register bit definitions are described in the EZ-USB TRM in greater detail. Some registers that are listed here and in the TRM do not apply to the NX2LP-Flex. They are kept here for consistency reasons only. Registers that do not apply to the NX2LP-Flex should be left at their default power-up values.
Table 9. NX2LP-Flex Register Summary

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GPIF Waveform Memories |  |  |  |  |  |  |  |  |  |  |  |
| E400 | 128 | WAVEDATA | GPIF Waveform Descriptor $0,1,2,3$ data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E480 | 128 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | GENERAL CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E50D |  | GPCR2 | $\begin{aligned} & \text { General Purpose Configu- } \\ & \text { ration Register } 2 \end{aligned}$ | -reserved | reserved | reserved | FULL_SPEE D_ONLY | reserved | reserved | reserved | reserved | 00000000 | R |
| E600 | 1 | CPUCS | CPU Control \& Status | 0 | 0 | PORTCSTB | CLKSPD1 | CLKSPD0 | CLKINV | CLKOE | 8051RES | 00000010 | rrbbbbbr |
| E601 | 1 | IFCONFIG | Interface Configuration (Ports, GPIF, slave FIFOs) | ${ }^{1}$ | 3048MHZ | 0 | IFCLKPOL | ASYNC | GSTATE | IFCFG1 | IFCFG0 | 10000000 | RW |
| E602 | 1 | PINFLAGSAB ${ }^{[/]}$ | Slave FIFO FLAGA and FLAGB Pin Configuration | FLAGB3 | FLAGB2 | FLAGB1 | FLAGB0 | FLAGA3 | FLAGA2 | FLAGA1 | FLAGAO | 00000000 | RW |
| E603 | 1 | PINFLAGSCD ${ }^{[7]}$ | Slave FIFO FLAGC and FLAGD Pin Configuration | FLAGD3 | FLAGD2 | FLAGD1 | FLAGDO | FLAGC3 | FLAGC2 | FLAGC1 | FLAGC0 | 00000000 | RW |
| E604 | 1 | FIFORESET ${ }^{[7]}$ | Restore FIFOS to default state | NAKALL | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
| E605 | 1 | BREAKPT | Breakpoint Control | 0 | 0 | 0 | 0 | BREAK | BPPULSE | BPEN | 0 | 00000000 | rrrrbbbr |
| E606 | 1 | BPADDRH | Breakpoint Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E607 | 1 | BPADDRL | Breakpoint Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | xxxxxxxx | RW |
| E608 | 1 | UART230 | 230 Kbaud internally generated ref. clock | 0 | 0 | 0 | 0 | 0 | 0 | 230UART1 | 230UART0 | 00000000 | rrrrrbb |
| E609 | 1 | FIFOPINPOLAR ${ }^{[7]}$ | Slave FIFO Interface pins polarity | 0 | 0 | PKTEND | SLOE | SLRD | SLWR | EF | FF | 00000000 | rrbbbbbb |
| E60A | 1 | REVID | Chip Revision | rv7 | rv6 | rv5 | rv4 | rv3 | rv2 | rv1 | rv0 | RevA 00000001 | R |
| E60B | 1 | REVCTL ${ }^{[7]}$ | Chip Revision Control | 0 | 0 | 0 | 0 | 0 | 0 | dyn_out | enh_pkt | 00000000 | rrrrrrbb |
|  |  | UDMA |  |  |  |  |  |  |  |  |  |  |  |
| E60C | 1 | GPIFHOLDAMOUNT | MSTB Hold Time (for UDMA) | 0 | 0 | 0 | 0 | 0 | 0 | HOLDTIME1 | HOLDTIMEO | 00000000 | rrrrrrbb |
|  | 3 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINT CONFIGURATION |  |  |  |  |  |  |  |  |  |  |  |
| E610 | 1 | EP1OUTCFG | Endpoint 1-OUT <br> Configuration | VALID | 0 | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E611 | 1 | EP1INCFG | Endpoint 1-IN Configuration | VALID | 0 | TYPE1 | TYPEO | 0 | 0 | 0 | 0 | 10100000 | brbbrrrr |
| E612 | 1 | EP2CFG | Endpoint 2 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 10100010 | bbbbbrbb |
| E613 | 1 | EP4CFG | Endpoint 4 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 10100000 | bbbbrrrr |
| E614 | 1 | EP6CFG | Endpoint 6 Configuration | VALID | DIR | TYPE1 | TYPE0 | SIZE | 0 | BUF1 | BUFO | 11100010 | bbbbbrbb |
| E615 | 1 | EP8CFG | Endpoint 8 Configuration | VALID | DIR | TYPE1 | TYPE0 | 0 | 0 | 0 | 0 | 11100000 | bbbbrrrr |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E618 | 1 | EP2FIFOCFG ${ }^{[7]}$ | Endpoint 2/slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E619 | 1 | EP4FIFOCFG ${ }^{[7]}$ | Endpoint 4/slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61A | 1 | EP6FIFOCFG ${ }^{[7]}$ | Endpoint 6/slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61B | 1 | EP8FIFOCFG ${ }^{[7]}$ | Endpoint 8/slave FIFO configuration | 0 | INFM1 | OEP1 | AUTOOUT | AUTOIN | ZEROLENIN | 0 | WORDWIDE | 00000101 | rbbbbbrb |
| E61C | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E620 | 1 | EP2AUTOINLENH ${ }^{\text {[7 }}$ | Endpoint 2 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | rrmrbbb |
| E621 | 1 | EP2AUTOINLENL ${ }^{[7]}$ | Endpoint 2 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E622 | 1 | EP4AUTOINLENH ${ }^{[7]}$ | Endpoint 4 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | rrrrrrbb |
| E623 | 1 | EP4AUTOINLENL ${ }^{[7]}$ | Endpoint 4 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E624 | 1 | EP6AUTOINLENH ${ }^{[7]}$ | Endpoint 6 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | PL10 | PL9 | PL8 | 00000010 | rrrrrbbb |
| E625 | 1 | EP6AUTOINLENL ${ }^{[7]}$ | Endpoint 6 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E626 | 1 | EP8AUTOINLENH ${ }^{[7]}$ | Endpoint 8 AUTOIN Packet Length H | 0 | 0 | 0 | 0 | 0 | 0 | PL9 | PL8 | 00000010 | rrirrbb |
| E627 | 1 | EP8AUTOINLENL ${ }^{[7]}$ | Endpoint 8 AUTOIN Packet Length L | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO | 00000000 | RW |
| E628 | 1 | ECCCFG | ECC Configuration | 0 | 0 | 0 | 0 | 0 | 0 |  | ECCM | 00000000 | rrrrrrrb |

## Note

7. Read and writes to these registers may require synchronization delay, see the Technical Reference Manual for "Synchronization Delay."

Table 9. NX2LP-Flex Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E629 | 1 | ECCRESET | ECC Reset | x | x | x | x | x | x | x | x | 00000000 | W |
| E62A | 1 | ECC1B0 | ECC1 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 00000000 | R |
| E62B | 1 | ECC1B1 | ECC1 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINE0 | 00000000 | R |
| E62C | 1 | ECC1B2 | ECC1 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | LINE17 | LINE16 | 00000000 | R |
| E62D | 1 | ECC2B0 | ECC2 Byte 0 Address | LINE15 | LINE14 | LINE13 | LINE12 | LINE11 | LINE10 | LINE9 | LINE8 | 00000000 | R |
| E62E | 1 | ECC2B1 | ECC2 Byte 1 Address | LINE7 | LINE6 | LINE5 | LINE4 | LINE3 | LINE2 | LINE1 | LINE0 | 00000000 | R |
| E62F | 1 | ECC2B2 | ECC2 Byte 2 Address | COL5 | COL4 | COL3 | COL2 | COL1 | COLO | 0 | 0 | 00000000 | R |
| $\begin{aligned} & \hline \text { E630 } \\ & \text { H.S. } \\ & \hline \end{aligned}$ | 1 | EP2FIFOPFH ${ }^{[7]}$ | Endpoint 2/slave FIFO Programmable Flag H | DECIS | PKTSTAT | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFC12 } \end{aligned}$ | $\begin{array}{\|l} \mid \text { IN:PKTS[1] } \\ \text { OUT:PFC11 } \\ \hline \text { OUF } \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC10 } \\ \hline \end{array}$ | 0 | PFC9 | PFC8 | 10001000 | bbbbbrbb |
| $\begin{array}{\|l\|} \hline \text { E630 } \\ \text { F.S. } \end{array}$ | 1 | EP2FIFOPFH ${ }^{[7]}$ | Endpoint 2/slave FIFO Programmable Flag H | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | IN:PKTS[2] OUT:PFC8 | 10001000 | bbbbbrbb |
| $\begin{aligned} & \text { E631 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP2FIFOPFL ${ }^{[7]}$ | Endpoint 2/slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFCO | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E631 } \\ \text { F.S } \\ \hline \end{array}$ | 1 | EP2FIFOPFL[ ${ }^{\text {[] }}$ | Endpoint 2/slave FIFO Programmable Flag L | $\begin{aligned} & \text { IN:PKTS[1] } \\ & \text { OUT:PFC7 } \end{aligned}$ | $\begin{aligned} & \text { IN:PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \text { E632 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP4FIFOPFH ${ }^{[7]}$ | Endpoint 4/slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 |  | $\begin{array}{\|l\|} \hline \text { IN: PKTS[0] } \\ \text { OUT:PFC9 } \\ \hline \end{array}$ | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
| $\begin{array}{\|l\|} \hline \text { E632 } \\ \text { F.S } \end{array}$ | 1 | EP4FIFOPFH ${ }^{[7]}$ | Endpoint 4/slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 10001000 | bbrbbrrb |
| $\begin{aligned} & \text { E633 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP4FIFOPFL ${ }^{[7]}$ | Endpoint 4/slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E633 } \\ \text { F.S } \\ \hline \end{array}$ | 1 | EP4FIFOPFL ${ }^{[7]}$ | Endpoint 4/slave FIFO Programmable Flag L | IN: PKTS[1] OUT:PFC7 | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E634 } \\ \text { H.S. } \\ \hline \end{array}$ | 1 | EP6FIFOPFH ${ }^{[7]}$ | Endpoint 6/slave FIFO Programmable Flag H | DECIS | PKTSTAT | $\begin{aligned} & \text { IN:PKTS[2] } \\ & \text { OUT:PFC12 } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { IN:PKTS[0] } \\ \text { OUT:PFC10 } \\ \hline \end{array}$ | 0 | PFC9 | PFC8 | 00001000 | bbbbbrbb |
| $\begin{array}{\|l\|} \hline \text { E634 } \\ \hline \text { F.S } \\ \hline \end{array}$ | 1 | EP6FIFOPFH ${ }^{[7]}$ | Endpoint 6/slave FIFO Programmable Flag H | DECIS | PKTSTAT | OUT:PFC12 | OUT:PFC11 | OUT:PFC10 | 0 | PFC9 | $\begin{array}{\|l} \mid \mathrm{IN}: P K T S[2] \\ \text { OUT:PFC8 } \\ \hline \end{array}$ | 00001000 | bbbbbrbb |
| $\begin{aligned} & \text { E635 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP6FIFOPFL ${ }^{[7]}$ | Endpoint 6/slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFCO | 00000000 | RW |
| $\begin{array}{\|l\|} \hline \text { E635 } \\ \text { F.S } \\ \hline \end{array}$ | 1 | EP6FIFOPFL ${ }^{[7]}$ | Endpoint 6/slave FIFO Programmable Flag L | IN:PKTS[1] OUT:PFC7 | IN:PKTS[0] OUT:PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{aligned} & \text { E636 } \\ & \text { H.S. } \end{aligned}$ | 1 | EP8FIFOPFH ${ }^{[7]}$ | Endpoint 8/slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | $\begin{aligned} & \text { \|N: PKTS[1] } \\ & \text { OUT:PFC10 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC9 } \end{aligned}$ | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
| $\begin{array}{\|l\|} \hline \text { E636 } \\ \text { F.S } \\ \hline \end{array}$ | 1 | EP8FIFOPFH ${ }^{[7]}$ | Endpoint 8/slave FIFO Programmable Flag H | DECIS | PKTSTAT | 0 | OUT:PFC10 | OUT:PFC9 | 0 | 0 | PFC8 | 00001000 | bbrbbrrb |
| $\begin{array}{\|l} \hline \text { E637 } \\ \text { H.S. } \end{array}$ | 1 | EP8FIFOPFL ${ }^{[7]}$ | Endpoint 8/slave FIFO Programmable Flag L | PFC7 | PFC6 | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
| $\begin{array}{\|l} \hline \text { E637 } \\ \text { F.S } \end{array}$ | 1 | EP8FIFOPFL ${ }^{[7]}$ | Endpoint 8/slave FIFO Programmable Flag L | $\begin{aligned} & \text { IN: PKTS[1] } \\ & \text { OUT:PFC7 } \end{aligned}$ | $\begin{aligned} & \text { IN: PKTS[0] } \\ & \text { OUT:PFC6 } \end{aligned}$ | PFC5 | PFC4 | PFC3 | PFC2 | PFC1 | PFC0 | 00000000 | RW |
|  | 8 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E640 | 1 | EP2ISOINPKTS | $\begin{aligned} & \text { EP2 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrrbb |
| E641 | 1 | EP4ISOINPKTS | $\begin{aligned} & \text { EP4 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPFO | 00000001 | brrrrrrr |
| E642 | 1 | EP6ISOINPKTS | $\begin{aligned} & \text { EP6 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPF0 | 00000001 | brrrrrbb |
| E643 | 1 | EP8ISOINPKTS | $\begin{aligned} & \text { EP8 (if ISO) IN Packets } \\ & \text { per frame (1-3) } \end{aligned}$ | AADJ | 0 | 0 | 0 | 0 | 0 | INPPF1 | INPPF0 | 00000001 | brrrrrrr |
| E644 | 4 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E648 | 1 | INPKTEND ${ }^{[7]}$ | Force IN Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EPO | xxxxxxxx | W |
| E649 | 7 | OUTPKTEND ${ }^{[/]}$ | Force OUT Packet End | Skip | 0 | 0 | 0 | EP3 | EP2 | EP1 | EP0 | xxxxxxxx | W |
|  |  | INTERRUPTS |  |  |  |  |  |  |  |  |  |  |  |
| E650 | 1 | EP2FIFOIE ${ }^{[7]}$ | Endpoint 2 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E651 | 1 | EP2FIFOIRQ ${ }^{[7,8]}$ | Endpoint 2 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | rrmrrbb |
| E652 | 1 | EP4FIFOIE ${ }^{[7]}$ | Endpoint 4 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E653 | 1 | EP4FIFOIRQ ${ }^{[7,8]}$ | Endpoint 4 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | rrmrrbb |
| E654 | 1 | EP6FIFOIE ${ }^{[7]}$ | Endpoint 6 slave FIFO Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E655 | 1 | EP6FIFOIRQ ${ }^{[7,8]}$ | Endpoint 6 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | rrrrrbbb |
| E656 | 1 | EP8FIFOIE ${ }^{[7]}$ | Endpoint 8 slave FIFO <br> Flag Interrupt Enable | 0 | 0 | 0 | 0 | EDGEPF | PF | EF | FF | 00000000 | RW |
| E657 | 1 | EP8FIFOIRQ ${ }^{[7,8]}$ | Endpoint 8 slave FIFO Flag Interrupt Request | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000000 | rrmrrbb |
| E658 | 1 | IBNIE | IN-BULK-NAK Interrupt Enable | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EPO | 00000000 | RW |
| E659 | 1 | $\mathrm{IBNIRQ}^{[8]}$ | $\begin{array}{\|l} \hline \text { IN-BULK-NAK interrupt } \\ \text { Request } \end{array}$ | 0 | 0 | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 00xxxxxx | rrbbbbbb |
| E65A | 1 | NAKIE | $\begin{aligned} & \text { Endpoint Ping-NAK/IBN } \\ & \text { Interrupt Enable } \\ & \hline \end{aligned}$ | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 0 | IBN | 00000000 | RW |

Note
8. The register can only be reset, it cannot be set.

Table 9. NX2LP-Flex Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E65B | 1 | NAKIRQ ${ }^{[8]}$ | Endpoint Ping-NAK/IBN Interrupt Request | EP8 | EP6 | EP4 | EP2 | EP1 | EP0 | 0 | IBN | xxxxxx0x | bbbbbbrb |
| E65C | 1 | USBIE | USB Int Enables | 0 | EPOACK | HSGRANT | URES | SUSP | SUTOK | SOF | SUDAV | 00000000 | RW |
| E65D | 1 | USBIRQ ${ }^{[8]}$ | USB Interrupt Requests | 0 | EPOACK | HSGRANT | URES | SUSP | SUTOK | SOF | SUDAV | 0xxxxxxx | rbbbbbbb |
| E65E | 1 | EPIE | Endpoint Interrupt Enables | EP8 | EP6 | EP4 | EP2 | EP10UT | EP1IN | EPOOUT | EPOIN | 00000000 | RW |
| E65F | 1 | EPIRQ ${ }^{[8]}$ | $\begin{aligned} & \text { Endpoint Interrupt } \\ & \text { Requests } \\ & \hline \end{aligned}$ | EP8 | EP6 | EP4 | EP2 | EP1OUT | EP1IN | EPOOUT | EPOIN | 0 | RW |
| E660 | 1 | GPIFIE ${ }^{[7]}$ | GPIF Interrupt Enable | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 00000000 | RW |
| E661 | 1 | GPIFIRQ ${ }^{[7]}$ | GPIF Interrupt Request | 0 | 0 | 0 | 0 | 0 | 0 | GPIFWF | GPIFDONE | 000000xx | RW |
| E662 | 1 | USBERRIE | USB Error Interrupt Enables | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 00000000 | RW |
| E663 | 1 | USBERRIRQ ${ }^{[8]}$ | USB Error Interrupt Requests | ISOEP8 | ISOEP6 | ISOEP4 | ISOEP2 | 0 | 0 | 0 | ERRLIMIT | 0000000x | bbbbrrrb |
| E664 | 1 | ERRCNTLIM | USB Error counter and limit | EC3 | EC2 | EC1 | EC0 | LIMIT3 | LIMIT2 | LIMIT1 | LIMITO | xxxx0100 | rrrrbbbb |
| E665 | 1 | CLRERRCNT | Clear Error Counter EC3:0 | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| E666 | 1 | INT2IVEC | $\begin{array}{\|l} \hline \begin{array}{l} \text { Interrupt } 2 \\ \text { Autovector } \end{array} \\ \hline \end{array}$ | 0 | 12V4 | 12V3 | 12V2 | 12V1 | 12V0 | 0 | 0 | 00000000 | R |
| E667 | 1 | INT4IVEC | Interrupt 4 (slave FIFO \& GPIF) Autovector | 1 | 0 | 14V3 | 14V2 | 14V1 | 14V0 | 0 | 0 | 10000000 | R |
| E668 | 1 | INTSET-UP | Interrupt 2\&4 setup | 0 | 0 | 0 | 0 | AV2EN | 0 | INT4SRC | AV4EN | 00000000 | RW |
| E669 | 7 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | INPUT/OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| E670 | 1 | PORTACFG | I/O PORTA Alternate Configuration | FLAGD | SLCS | 0 | 0 | 0 | 0 | INT1 | INTO | 00000000 | RW |
| E671 | 1 | PORTCCFG | I/O PORTC Alternate Configuration | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFAO | 00000000 | RW |
| E672 | 1 | PORTECFG | I/O PORTE Alternate Configuration | GPIFA8 | T2EX | INT6 | RXD10UT | RXDOOUT | T2OUT | T10UT | TOOUT | 00000000 | RW |
| E673 |  | XTALINSRC | XTALIN Clock Source | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EXTCLK | 00000000 | rrrrrrrb |
| E677 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E678 | 1 | 12CS | $1^{2} \mathrm{C}$ Bus Control \& Status | START | STOP | LASTRD | ID1 | ID0 | BERR | ACK | DONE | 000xx000 | bbbrrrrr |
| E679 | 1 | 12DAT | $1^{2} \mathrm{C}$ Bus Data | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 | xxxxxxxx | RW |
| E67A | 1 | I2CTL | $1^{2} \mathrm{C}$ Bus Control | 0 | 0 | 0 | 0 | 0 | 0 | STOPIE | 400kHz | 00000000 | RW |
| E67B | 1 | XAUTODAT1 | Autoptr1 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| E67C | 1 | XAUTODAT2 | Autoptr2 MOVX access, when APTREN=1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
|  |  | UDMA CRC |  |  |  |  |  |  |  |  |  |  |  |
| E67D | 1 | UDMACRCH ${ }^{[7]}$ | UDMA CRC MSB | CRC15 | CRC14 | CRC13 | CRC12 | CRC11 | CRC10 | CRC9 | CRC8 | 01001010 | RW |
| E67E | 1 | UDMACRCL ${ }^{[7]}$ | UDMA CRC LSB | CRC7 | CRC6 | CRC5 | CRC4 | CRC3 | CRC2 | CRC1 | CRC0 | 10111010 | RW |
| E67F | 1 | UDMACRCQUALIFIER | UDMA CRC Qualifier | QENABLE | 0 | 0 | 0 | QSTATE | QSIGNAL2 | QSIGNAL1 | QSIGNALO | 00000000 | brrrbbbb |
|  |  | USB CONTROL |  |  |  |  |  |  |  |  |  |  |  |
| E680 | 1 | USBCS | USB Control \& Status | HSM | 0 | 0 | 0 | DISCON | NOSYNSOF | RENUM | SIGRSUME | x0000000 | rrrrbbb |
| E681 | 1 | SUSPEND | Put chip into suspend | x | x | x | x | x | X | x | x | xxxxxxxx | W |
| E682 | 1 | WAKEUPCS | Wakeup Control \& Status | WU2 | WU | WU2POL | WUPOL | 0 | DPEN | WU2EN | WUEN | xx000101 | bbbbrbbb |
| E683 | 1 | TOGCTL | Toggle Control | Q | S | R | 10 | EP3 | EP2 | EP1 | EP0 | x0000000 | rrrbbbbb |
| E684 | 1 | USBFRAMEH | USB Frame count H | 0 | 0 | 0 | 0 | 0 | FC10 | FC9 | FC8 | 00000xxx | R |
| E685 | 1 | USBFRAMEL | USB Frame count L | FC7 | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FC0 | xxxxxxxx | R |
| E686 | 1 | MICROFRAME | Microframe count, 0-7 | 0 | 0 | 0 | 0 | 0 | MF2 | MF1 | MF0 | 00000xxx | R |
| E687 | 1 | FNADDR | USB Function address | 0 | FA6 | FA5 | FA4 | FA3 | FA2 | FA1 | FAO | 0xxxxxxx | R |
| E688 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
|  |  | ENDPOINTS |  |  |  |  |  |  |  |  |  |  |  |
| E68A | 1 | EPOBCH ${ }^{[7]}$ | Endpoint 0 Byte Count H | (BC15) | (BC14) | (BC13) | (BC12) | (BC11) | (BC10) | (BC9) | (BC8) | xxxxxxxx | RW |
| E68B | 1 | EPOBCL ${ }^{[7]}$ | Endpoint 0 Byte Count L | (BC7) | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E68C | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68D | 1 | EP1OUTBC | Endpoint 1 OUT Byte Count | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BCO | 0xxxxxxx | RW |
| E68E | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E68F | 1 | EP1INBC | Endpoint 1 IN Byte Count | 0 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 0xxxxxxx | RW |
| E690 | 1 | EP2BCH ${ }^{[7]}$ | Endpoint 2 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000xxx | RW |
| E691 | 1 | EP2BCL ${ }^{[7]}$ | Endpoint 2 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E692 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E694 | 1 | EP4BCH ${ }^{[7]}$ | Endpoint 4 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | 000000xx | RW |
| E695 | 1 | EP4BCL ${ }^{[7]}$ | Endpoint 4 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E696 | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E698 | 1 | EP6BCH ${ }^{[7]}$ | Endpoint 6 Byte Count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000xxx | RW |
| E699 | 1 | EP6BCL ${ }^{[7]}$ | Endpoint 6 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |
| E69A | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E69C | 1 | EP8BCH ${ }^{[7]}$ | Endpoint 8 Byte Count H | 0 | 0 | 0 | 0 | 0 | 0 | BC9 | BC8 | 000000xx | RW |
| E69D | 1 | EP8BCL ${ }^{[7]}$ | Endpoint 8 Byte Count L | BC7/SKIP | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | xxxxxxxx | RW |

Table 9. NX2LP-Flex Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E69E | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6A0 | 1 | EPOCS | Endpoint 0 Control and Status | HSNAK | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 10000000 | bbbbbbrb |
| E6A1 | 1 | EP1OUTCS | Endpoint 1 OUT Control and Status | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A2 | 1 | EP1INCS | Endpoint 1 IN Control and Status | 0 | 0 | 0 | 0 | 0 | 0 | BUSY | STALL | 00000000 | bbbbbbrb |
| E6A3 | 1 | EP2CS | Endpoint 2 Control and Status | 0 | NPAK2 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrrb |
| E6A4 | 1 | EP4CS | Endpoint 4 Control and Status | 0 | 0 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00101000 | rrrrrrrb |
| E6A5 | 1 | EP6CS | Endpoint 6 Control and Status | 0 | NPAK2 | NPAK1 | NPAK0 | FULL | EMPTY | 0 | STALL | 00000100 | rrmerrrb |
| E6A6 | 1 | EP8CS | Endpoint 8 Control and Status | 0 | 0 | NPAK1 | NPAKO | FULL | EMPTY | 0 | STALL | 00000100 | rrmerrrb |
| E6A7 | 1 | EP2FIFOFLGS | $\begin{aligned} & \text { Endpoint } 2 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A8 | 1 | EP4FIFOFLGS | Endpoint 4 slave FIFO Flags | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000010 | R |
| E6A9 | 1 | EP6FIFOFLGS | Endpoint 6 slave FIFO Flags | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AA | 1 | EP8FIFOFLGS | $\begin{aligned} & \text { Endpoint } 8 \text { slave FIFO } \\ & \text { Flags } \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | PF | EF | FF | 00000110 | R |
| E6AB | 1 | EP2FIFOBCH | Endpoint 2 slave FIFO total byte count H | 0 | 0 | 0 | BC12 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AC | 1 | EP2FIFOBCL | Endpoint 2 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6AD | 1 | EP4FIFOBCH | Endpoint 4 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6AE | 1 | EP4FIFOBCL | $\begin{aligned} & \text { Endpoint } 4 \text { slave FIFO } \\ & \text { total byte count L } \end{aligned}$ | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6AF | 1 | EP6FIFOBCH | Endpoint 6 slave FIFO total byte count H | 0 | 0 | 0 | 0 | BC11 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B0 | 1 | EP6FIFOBCL | Endpoint 6 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B1 | 1 | EP8FIFOBCH | Endpoint 8 slave FIFO total byte count H | 0 | 0 | 0 | 0 | 0 | BC10 | BC9 | BC8 | 00000000 | R |
| E6B2 | 1 | EP8FIFOBCL | Endpoint 8 slave FIFO total byte count L | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | 00000000 | R |
| E6B3 | 1 | SUDPTRH | Setup Data Pointer high address byte | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | xxxxxxxx | RW |
| E6B4 | 1 | SUDPTRL | Setup Data Pointer low address byte | A7 | A6 | A5 | A4 | A3 | A2 | A1 | 0 | xxxxxxx0 | bbbbbbbr |
| E6B5 | 1 | SUDPTRCTL | Setup Data Pointer Auto Mode | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SDPAUTO | 00000001 | RW |
|  | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| E6B8 | 8 | SET-UPDAT | 8 bytes of setup data | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | R |
|  |  |  | $\begin{aligned} & \text { SET-UPDAT[0] = } \\ & \text { bmRequestType } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { SET-UPDAT[1] = } \\ & \text { bmRequest } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | SET-UPDAT[2:3] = wVal- ue |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { SET-UPDAT[4:5] = wInd- } \\ & \text { ex } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $\begin{array}{\|l\|l\|} \hline \text { SET-UPDAT[6:7] = } \\ \text { wLength } \end{array}$ |  |  |  |  |  |  |  |  |  |  |
|  |  | GPIF |  |  |  |  |  |  |  |  |  |  |  |
| E6C0 | 1 | GPIFWFSELECT | Waveform Selector | SINGLEWR1 | SINGLEWR0 | SINGLERD1 | SINGLERD0 | FIFOWR1 | FIFOWR0 | FIFORD1 | FIFORD0 | 11100100 | RW |
| E6C1 | 1 | GPIFIDLECS | $\begin{aligned} & \text { GPIF Done, GPIF IDLE } \\ & \text { drive mode } \end{aligned}$ | DONE | 0 | 0 | 0 | 0 | 0 | 0 | IDLEDRV | 10000000 | RW |
| E6C2 | 1 | GPIFIDLECTL | Inactive Bus, CTL states | 0 | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 11111111 | RW |
| E6C3 | 1 | GPIFCTLCFG | CTL Drive Type | TRICTL | 0 | CTL5 | CTL4 | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C4 | 1 | GPIFADRH ${ }^{[7]}$ | GPIF Address H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | GPIFA8 | 00000000 | RW |
| E6C5 | 1 | GPIFADRL ${ }^{[7]}$ | GPIF Address L | GPIFA7 | GPIFA6 | GPIFA5 | GPIFA4 | GPIFA3 | GPIFA2 | GPIFA1 | GPIFAO | 00000000 | RW |
|  |  | FLOWSTATE |  |  |  |  |  |  |  |  |  |  |  |
| E6C6 | 1 | FLOWSTATE | Flowstate Enable and Selector | FSE | 0 | 0 | 0 | 0 | FS2 | FS1 | FS0 | 00000000 | brrrrbbb |
| E6C7 | 1 | FLOWLOGIC | Flowstate Logic | LFUNC1 | LFUNC0 | TERMA2 | TERMA1 | TERMAO | TERMB2 | TERMB1 | TERMB0 | 00000000 | RW |
| E6C8 | 1 | FLOWEQ0CTL | $\begin{aligned} & \text { CTL-Pin States in } \\ & \text { Flowstate } \\ & \text { (when Logic = 0) } \end{aligned}$ | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \hline \text { CTLOEO/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6C9 | 1 | FLOWEQ1CTL | CTL-Pin States in Flowstate (when Logic = 1) | CTLOE3 | CTLOE2 | $\begin{aligned} & \text { CTLOE1/ } \\ & \text { CTL5 } \end{aligned}$ | $\begin{aligned} & \text { CTLOEO/ } \\ & \text { CTL4 } \end{aligned}$ | CTL3 | CTL2 | CTL1 | CTLO | 00000000 | RW |
| E6CA | 1 | FLOWHOLDOFF | Holdoff Configuration | HOPERIOD3 | HOPERIOD2 | HOPERIOD1 |  | HOSTATE | HOCTL2 | HOCTL1 | HOCTLO | 00010010 | RW |
| E6CB | 1 | FLOWSTB | Flowstate Strobe Configuration | SLAVE | RDYASYNC | CTLTOGL | SUSTAIN | 0 | MSTB2 | MSTB1 | MSTB0 | 00100000 | RW |
| E6CC | 1 | FLOWSTBEDGE | Flowstate Rising/Falling Edge Configuration | 0 | 0 | 0 | 0 | 0 | 0 | FALLING | RISING | 00000001 | rrrrrrbb |

Table 9. NX2LP-Flex Register Summary (continued)


Table 9. NX2LP-Flex Register Summary (continued)

| Hex | Size | Name | Description | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Default | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 83 | 1 | DPH0 | Data Pointer 0 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 84 | 1 | DPL1 ${ }^{\text {¹ }}$ | Data Pointer 1 L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | 00000000 | RW |
| 85 | 1 | DPH1 ${ }^{19}$ | Data Pointer 1 H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 86 | 1 | DPS ${ }^{19}$ | Data Pointer 0/1 select | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL | 00000000 | RW |
| 87 | 1 | PCON | Power Control | SMODO | $\times$ | 1 | 1 | $\times$ | $\times$ | $\times$ | IDLE | 00110000 | RW |
| 88 | 1 | TCON | Timer/Counter Control (bit addressable) | TF1 | TR1 | TFO | TR0 | IE1 | IT1 | IEO | IT0 | 00000000 | RW |
| 89 | 1 | TMOD | Timer/Counter Mode Control | GATE | CT | M1 | M0 | GATE | CT | M1 | M0 | 00000000 | RW |
| 8A | 1 | TLO | Timer 0 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8B | 1 | TL1 | Timer 1 reload L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 8 C | 1 | TH0 | Timer 0 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8D | 1 | TH1 | Timer 1 reload H | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00000000 | RW |
| 8 E | 1 | CKCON ${ }^{[9]}$ | Clock Control | x | x | T2M | T1M | TOM | MD2 | MD1 | MDO | 00000001 | RW |
| 8F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 90 | 1 | $1 \mathrm{OB}^{19}$ | Port B (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| 91 | 1 | EXIF ${ }^{19}$ | External Interrupt Flag(s) | IE5 | IE4 | ${ }^{12} \mathrm{CINT}$ | USBNT | 1 | 0 | 0 | 0 | 00001000 | RW |
| 92 | 1 | MPAGE ${ }^{19}$ | Upper Addr Byte of MOVX using @R0/@R1 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 93 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 98 | 1 | SCONO | Serial Port 0 Control (bit addressable) | SMO_0 | SM1_0 | SM2_0 | REN_0 | TB8_0 | RB8_0 | TI_0 | RI_0 | 00000000 | RW |
| 99 | 1 | SBUF0 | Serial Port 0 Data Buffer | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| 9 A | 1 | AUTOPTRH1 ${ }^{19}$ | Autopointer 1 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9 B | 1 | AUTOPTRL1 ${ }^{19}$ | Autopointer 1 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | 00000000 | RW |
| 9 C | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| 9 D | 1 | AUTOPTRH2 ${ }^{19}$ | Autopointer 2 Address H | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | 00000000 | RW |
| 9 E | 1 | AUTOPTRL2 ${ }^{(9]}$ | Autopointer 2 Address L | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | 00000000 | RW |
| 9 F | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A0 | 1 | $1 \mathrm{OC}^{19}$ | Port C (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| A1 | 1 | INT2CLR ${ }^{[9]}$ | Interrupt 2 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A2 | 1 | INT4CLR ${ }^{\text {(9] }}$ | Interrupt 4 clear | x | x | x | x | x | x | x | x | xxxxxxxx | W |
| A3 | 5 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| A8 | 1 | IE | Interrupt Enable <br> (bit addressable) | EA | ES1 | ET2 | ESO | ET1 | EX1 | ETO | EXO | 00000000 | RW |
| A9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AA | 1 | EP2468STAT ${ }^{19}$ | Endpoint 2,4,6,8 status flags | EP8F | EP8E | EP6F | EP6E | EP4F | EP4E | EP2F | EP2E | 01011010 | R |
| AB | 1 | 䣅24FIFOFLGS | Endpoint 2,4 slave FIFO status flags | 0 | EP4PF | EP4EF | EP4FF | 0 | EP2PF | EP2EF | EP2FF | 00100010 | R |
| AC | 1 | [EP688FIFOFLGS | Endpoint 6,8 slave FIFO status flags | 0 | EP8PF | EP8EF | EP8FF | 0 | EP6PF | EP6EF | EP6FF | 01100110 | R |
| AD | 2 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| AF | 1 | AUTOPTRSET-UP ${ }^{(9]}$ | Autopointer 1\&2 setup | 0 | 0 | 0 | 0 | 0 | APTR2INC | APTR1INC | APTREN | 00000110 | RW |
| B0 | 1 | $1 \mathrm{OD}^{\text {\|9] }}$ | Port D (bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B1 | 1 | IOE ${ }^{19}$ | Port E (NOT bit addressable) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |
| B2 | 1 | OEA ${ }^{19}$ | Port A Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B3 | 1 | OEB ${ }^{\text {(9] }}$ | Port B Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B4 | 1 | OEC ${ }^{19}$ | Port C Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B5 | 1 | OED ${ }^{19}$ | Port D Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B6 | 1 | OEE ${ }^{[9]}$ | Port E Output Enable | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 00000000 | RW |
| B7 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| B8 | 1 | IP | Interrupt Priority (bit addressable) | 1 | PS1 | PT2 | PS0 | PT1 | PX1 | PT0 | PX0 | 10000000 | RW |
| B9 | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BA | 1 | EP01STAT ${ }^{19}$ | Endpoint 0\&1 Status | 0 | 0 | 0 | 0 | 0 | EP1INBSY | EP1OUTBS | EPOBSY | 00000000 | R |
| BB | 1 | GPIFTRIG ${ }^{[9,7]}$ | Endpoint 2,4,6,8 GPIF slave FIFO Trigger | DONE | 0 | 0 | 0 | 0 | RW | EP1 | EP0 | 10000xxx | brrrrbbb |
| BC | 1 | reserved |  |  |  |  |  |  |  |  |  |  |  |
| BD | 1 | GPIFSGLDATH ${ }^{(9]}$ | GPIF Data H (16-bit mode only) | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | xxxxxxxx | RW |
| BE | 1 | GPIFSGLDATLX ${ }^{19}$ | GPIF Data L w/Trigger | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | xxxxxxxx | RW |

## Notes

9. SFRs not part of the standard 8051 architecture.
10. If no NAND is detected by the SIE then the default is 00000000 .

Table 9. NX2LP-Flex Register Summary (continued)

Absolute Maximum Ratings
Storage Temperature
$\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Supplied

$\qquad$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$Supply Voltage to Ground Potential ............... -0.5 V to +4.0 VDC Input Voltage to Any Input Pin
$\qquad$ $+5.25 \mathrm{~V}^{[11]}$
DC Voltage Applied to Outputs in High Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ Power Dissipation $\qquad$ .300 mW

Static Discharge Voltage........................................... $>2000 \mathrm{~V}$
Max Output Current, per I/O port................................. 10 mA

## Operating Conditions

$\mathrm{T}_{\mathrm{A}}$ (Ambient Temperature Under Bias) $\ldots \ldots \ldots \ldots . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Supply Voltage............................................3.00V to +3.60V Ground Voltage . O
$F_{\text {OSC }}$ (Oscillator or Crystal Frequency).... $24 \mathrm{MHz} \pm 100 \mathrm{ppm}$ (Parallel Resonant)

## Note

11. Applying power to I/O pins when the chip is not powered is not recommended.

## DC Characteristics

Table 10.DC Characteristics

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | 3.00 | 3.3 | 3.60 | V |
| $\mathrm{V}_{\text {CC }}$ Ramp Up | 0 to 3.3V |  | 200 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\text {IH_X }}$ | Crystal Input HIGH Voltage |  | 2 |  | 5.25 | V |
| $\mathrm{V}_{\text {IL_ }} \mathrm{X}$ | Crystal Input LOW Voltage |  | -0.5 |  | 0.8 | V |
| I | Input Leakage Current | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage HIGH | $\mathrm{l}_{\text {OUT }}=4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{l}_{\text {OUT }}=-4 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current HIGH |  |  |  | 4 | mA |
| $\mathrm{l}_{\mathrm{OL}}$ | Output Current LOW |  |  |  | 4 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance | Except D+/D- |  |  | 10 | pF |
|  |  | D+/D- |  |  | 15 | pF |
| ISUSP | Suspend Current CY7C68034 | Connected |  | 300 | $380^{[12]}$ | $\mu \mathrm{A}$ |
|  |  | Disconnected |  | 100 | $150{ }^{[12]}$ | $\mu \mathrm{A}$ |
|  | Suspend CurrentCY7C68033 | Connected |  | 0.5 | $1.2{ }^{[12]}$ | mA |
|  |  | Disconnected |  | 0.3 | $1.0{ }^{[12]}$ | mA |
| ${ }^{\text {cc }}$ | Supply Current | 8051 running, connected to USB HS |  | 43 |  | mA |
|  |  | 8051 running, connected to USB FS |  | 35 |  | mA |
| IUNCONFIG | Unconfigured Current | Before bMaxPower granted by host |  | 43 |  | mA |
| $\mathrm{T}_{\text {RESET }}$ | Reset Time After Valid Power | $\mathrm{V}_{\mathrm{Cc}} \mathrm{min}=3.0 \mathrm{~V}$ | 5.0 |  |  | ms |
|  | Pin Reset After powered on |  | 200 |  |  | $\mu \mathrm{S}$ |

## USB Transceiver

USB 2.0-compliant in full- and high-speed modes.

## AC Electrical Characteristics

## USB Transceiver

USB 2.0-compliant in full- and high-speed modes.

## Note

12. Measured at Max $\mathrm{V}_{\mathrm{CC}}, 25^{\circ} \mathrm{C}$.

CY7C68033/CY7C68034

## Slave FIFO Asynchronous Read

Figure 11. Slave FIFO Asynchronous Read Timing Diagram ${ }^{[13]}$


Table 11.Slave FIFO Asynchronous Read Parameters ${ }^{[15]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RDpwl }}$ | SLRD Pulse Width LOW | 50 |  | ns |
| $\mathrm{t}_{\text {RDpwh }}$ | SLRD Pulse Width HIGH | 50 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | SLRD to FLAGS Output Propagation Delay |  | 70 | ns |
| $\mathrm{t}_{\text {XFD }}$ | SLRD to FIFO Data Output Propagation Delay |  | 15 | ns |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Turn-on to FIFO Data Valid |  | 10.5 | ns |
| $\mathrm{t}_{\text {OEoff }}$ | SLOE Turn-off to FIFO Data Hold |  | 10.5 | ns |

## Slave FIFO Asynchronous Write

Figure 12. Slave FIFO Asynchronous Write Timing Diagram ${ }^{[13]}$


Table 12.Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK ${ }^{[15]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t^{\text {WRpwl }}$ |  | 50 |  | ns |
| $\mathrm{t}_{\text {WRpwh }}$ | SLWR Pulse LOW | 70 |  | ns |
| $\mathrm{t}_{\text {SFD }}$ | SLWR Pulse HIGH | 10 |  | ns |
| $\mathrm{t}_{\text {FDH }}$ | SLWR to FIFO DATA Setup Time | 10 |  | ns |
| $\mathrm{t}_{\text {XFD }}$ | FIFO DATA to SLWR Hold Time |  | 70 | ns |

## Notes

13. Dashed lines denote signals with programmable polarity.
14. GPIF asynchronous RDY ${ }_{x}$ signals have a minimum setup time of 50 ns when using internal $48-\mathrm{MHz}$ IFCLK.
15. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz .

## Slave FIFO Asynchronous Packet End Strobe

Figure 13. Slave FIFO Asynchronous Packet End Strobe Timing Diagram ${ }^{[9]}$


Table 13.Slave FIFO Asynchronous Packet End Strobe Parameters ${ }^{[15]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PEpwl }}$ | PKTEND Pulse Width LOW | 50 |  | ns |
| $\mathrm{t}_{\text {PWpwh }}$ | PKTEND Pulse Width HIGH | 50 |  | ns |
| $\mathrm{t}_{\text {XFLG }}$ | PKTEND to FLAGS Output Propagation Delay |  | 115 | ns |

## Slave FIFO Output Enable

Figure 14. Slave FIFO Output Enable Timing Diagram ${ }^{[13]}$


Table 14.Slave FIFO Output Enable Parameters

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {OEon }}$ | SLOE Assert to FIFO DATA Output |  | 10.5 | ns |
| $\mathrm{t}_{\mathrm{OE} \text { off }}$ | SLOE Deassert to FIFO DATA Hold |  | 10.5 | ns |

## Slave FIFO Address to Flags/Data

Figure 15. Slave FIFO Address to Flags/Data Timing Diagram ${ }^{[13]}$


Table 15.Slave FIFO Address to Flags/Data Parameters

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {XFLG }}$ | FIFOADR[1:0] to FLAGS Output Propagation Delay |  | 10.7 | ns |
| $\mathrm{t}_{\text {XFD }}$ | FIFOADR[1:0] to FIFODATA Output Propagation Delay |  | 14.3 | ns |

## Slave FIFO Asynchronous Address

Figure 16. Slave FIFO Asynchronous Address Timing Diagram ${ }^{[13]}$


Table 16.Slave FIFO Asynchronous Address Parameters ${ }^{[15]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {SFA }}$ | FIFOADR[1:0] to SLRD/SLWR/PKTEND Setup Time | 10 |  | ns |
| $\mathrm{t}_{\text {FAH }}$ | RD/WR/PKTEND to FIFOADR[1:0] Hold Time | 10 |  | ns |

## Sequence Diagram

Sequence Diagram of a Single and Burst Asynchronous Read
Figure 17. Slave FIFO Asynchronous Read Sequence and Timing Diagram ${ }^{[13]}$


Figure 18. Slave FIFO Asynchronous Read Sequence of Events Diagram


Figure 17 diagrams the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

- At $\mathrm{t}=0$ the FIFO address is stable and the SLCS signal is asserted.
- At $t=1$, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is previous data, it data that was in the FIFO from a prior read cycle.
- At $t=2$, SLRD is asserted. The SLRD must meet the minimum active pulse of $t_{\text {RDpwl }}$ and minimum de-active pulse width of $t_{\text {RDpwh. }}$. If SLCS is used then, SLCS must be in asserted with SLRD or before SLRD is asserted (that is the SLCS and SLRD signals must both be asserted to start a valid read condition).
- The data that will be driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of $\mathrm{t}_{\text {XFD }}$ from the activating edge of SLRD. In Figure 17, data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (that is SLRD is asserted), SLOE MUST be in an asserted state. SLRD and SLOE can also be tied together

The same sequence of events is also shown for a burst read marked with $T=0$ through 5 . Note: In burst read mode, during SLOE is assertion, the data bus is in a driven state and outputs the previous data. Once SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.

Sequence Diagram of a Single and Burst Asynchronous Write
Figure 19. Slave FIFO Asynchronous Write Sequence and Timing Diagram ${ }^{[13]}$


Figure 19 diagrams the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4-byte-short packet using PKTEND.

- At $\mathrm{t}=0$ the FIFO address is applied, insuring that it meets the setup time of $\mathrm{t}_{\text {SFA }}$. If SLCS is used, it must also be asserted (SLCS may be tied low in some applications).
- At $t=1$ SLWR is asserted. SLWR must meet the minimum active pulse of $t_{\text {WRpwl }}$ and minimum de-active pulse width of $t_{\text {WRpwh. }}$. If the SLCS is used, it must be in asserted with SLWR or before SLWR is asserted.
- At $\mathrm{t}=2$, data must be present on the bus $\mathrm{t}_{\text {SFD }}$ before the deasserting edge of SLWR.
- At $t=3$, deasserting SLWR will cause the data to be written from the data bus to the FIFO and then increments the FIFO
pointer. The FIFO flag is also updated after $\mathrm{t}_{\text {XFLG }}$ from the deasserting edge of SLWR

The same sequence of events are shown for a burst write and is indicated by the timing marks of $\mathrm{T}=0$ through 5 . Note: In the burst write mode, once SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented

In Figure 19 once the four bytes are written to the FIFO and SLWR is deasserted, the short 4-byte packet can be committed to the host using the PKTEND. The external device should be designed to not assert SLWR and the PKTEND signal at the same time. It should be designed to assert the PKTEND after SLWR is deasserted and met the minimum de-asserted pulse width. The FIFOADDR lines are to be held constant during the PKTEND assertion.

## Ordering Information

Table 17.Ordering Information

| Ordering Code | Description |
| :--- | :--- |
| Silicon for battery-powered applications |  |
| CY7C68034-56LFXC | $8 \times 8 \mathrm{~mm}, 56$ QFN - Lead-free |
| Silicon for non-battery-powered applications |  |
| CY7C68033-56LFXC | $8 \times 8 \mathrm{~mm}, 56$ QFN - Lead-free |
| Development Kit |  |
| CY3686 | EZ-USB NX2LP-Flex Development Kit |

## Package Diagram

Figure 20. 56-Lead QFN $8 \times 8$ mm LF56A


## PCB Layout Recommendations ${ }^{[16]}$

The following recommendations should be followed to ensure reliable high-performance operation:

- At least a four-layer impedance controlled boards is recommended to maintain signal quality.
- Specify impedance targets (ask your board vendor what they can achieve) to meet USB specifications.
- To control impedance, maintain trace widths and trace spacing.
- Minimize any stubs to avoid reflected signals.
- Connections between the USB connector shell and signal ground must be done near the USB connector.
- Bypass/flyback caps on VBUS, near connector, are recommended.
- DPLUS and DMINUS trace lengths should be kept to within 2 mm of each other in length, with preferred length of 20-30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to be split under these traces.
- No vias should be placed on the DPLUS or DMINUS trace routing unless absolutely necessary.
- Isolate the DPLUS and DMINUS traces from all other signal traces as much as possible.


## Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the Printed Circuit Board (PCB) is made by soldering the leads on the bottom surface of the package to the PCB. Hence, special attention is required to the
heat transfer area below the package to provide a good thermal bond to the circuit board. A Copper $(\mathrm{Cu})$ fill is to be designed into the PCB as a thermal pad under the package. Heat is transferred from the NX2LP-Flex to the PCB through the device's metal paddle on the bottom side of the package. It is then conducted from the PCB's thermal pad to the inner ground plane by a $5 \times 5$ array of vias. A via is a plated through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.
For further information on this package design please refer to the application note Surface Mount Assembly of AMKOR's MicroLeadFrame (MLF) Technology. This application note can be downloaded from AMKOR's website from the following URL:

## http://www.amkor.com/products/notes_papers/ MLF_AppNote_0902.pdf.

The application note provides detailed information on board mounting guidelines, soldering flow, rework process, etc.
Figure 21 below displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template needs to be designed to allow at least 50\% solder coverage. The thickness of the solder paste template should be 5 mil. It is recommended that 'No Clean' type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow.
Figure 22 is a plot of the solder mask pattern and Figure 23 displays an X-Ray image of the assembly (darker areas indicate solder)

Figure 21. Cross-section of the Area Underneath the QFN Package.


## Note

16. Source for recommendations: EZ-USB FX2 ${ }^{\text {M }} P$ PCB Design Recommendations, http://www.cypress.com/cfuploads/support/app_notes/FX2_PCB.pdf and High Speed USB Platform Design Guidelines, http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.

Figure 22. Plot of the Solder Mask (White Area)


Figure 23. X-ray Image of the Assembly


Purchase of $I^{2}$ C components from Cypress, or one of its sublicensed Associated Companies, conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $I^{2} \mathrm{C}$ Standard Specification as defined by Philips. EZ-USB FX2LP, EZ-USB FX2 and ReNumeration are trademarks, and EZ-USB is a registered trademark, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

| Document Title: CY7C68033/CY7C68034 EZ-USB NX2LP-Flex ${ }^{\text {TM }}$ Flexible USB NAND Flash Controller <br> Document \#: 001-04247 Rev. *D |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| ${ }^{* *}$ | 388499 | See ECN | GIR | Preliminary draft |
| *A | 394699 | See ECN | XUT | Minor Change: Upload data sheet to external website. Publicly announcing the <br> parts. No physical changes to document were made |
| *B | 400518 | See ECN | GIR | Took 'Preliminary' off the top of all pages. Corrected the first bulleted item. <br> Corrected Figure 3-2 caption. Added new logo |
| *C | 433952 | See ECN | RGL | Added I²C functionality <br> *D <br> 498295 <br> See ECN <br> KKUUpdated Data sheet format <br> Changed In/Output reference from I/O to IO <br> Changed set-up to setup <br> Changed IFCLK and CLKOUT pins to GPIO8 and GPIO9. Removed external <br> IFCLK |


[^0]:    Notes
    2. '0' means 'not implemented.'
    3. ' $2 \times$ ' means 'double buffered.'

[^1]:    Note
    5. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.

