National Semiconductor

## TP3069 "Enhanced" Serial Interface CMOS CODEC/Filter COMBO®

### **General Description**

The TP3069 (A-law) is a monolithic PCM CODEC/Filter utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The device is fabricated using National's advanced double-poly CMOS process (microCMOS).

Similar to the TP305X family, this device features an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to  $\pm 6.6V$  across a balanced 600 $\Omega$  load.


Also included is an Analog Loopback switch and a  $\overline{\text{TS}_X}$  output.

Note: See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits."

COMBO® and TRI-STATE® are registered trademarks of National Semiconductor Corp.

### Features


- Complete CODEC and filtering system including:
  Transmit high-pass and low-pass filtering
  Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - A-law compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
- Receive push-pull power amplifiers
  Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power—typically 70 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density



©1995 National Semiconductor Corporation TL/H/10578

RRD-B30M115/Printed in U. S. A.

September 1994



VF<sub>X</sub>I-

- <u>τς</u>χ

-FSχ

TL/H/10578-3

18

17 - <sup>GS</sup>X

16 - ANLB

15

### **Pin Description**

Symbol	Function	Symbol	Function
VPO+	The non-inverted output of the receive power amplifier.	MCLK <sub>X</sub>	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK <sub>B</sub> . Best
GNDA	Analog ground. All signals are referenced to this pin.		performance is realized from synchronous operation.
VPO-	The inverted output of the receive power amplifier.	BCLKX	The bit clock which shifts out the PCM data on $D_X$ . May vary from 64 kHz to 2.048 MHz,
VPI	Inverting input to the receive power amplifier.		but must be synchronous with MCLK <sub>X</sub> .
VF <sub>R</sub> O V <sub>CC</sub>	Analog output of the receive filter. Positive power supply pin. $V_{CC} = +5V \pm 5\%$ .	D <sub>X</sub>	The TRI-STATE <sup>®</sup> PCM data output which is enabled by FS <sub>X</sub> .
FS <sub>R</sub>	Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into $D_R$ . FS <sub>R</sub> is an 8 kHz pulse train. See <i>Figures 2</i> and 3 for timing details.	FS <sub>X</sub>	Transmit frame sync pulse input which enables $BCLK_X$ to shift out the PCM data on $D_X$ . FS <sub>X</sub> is an 8 kHz pulse train, see <i>Figures 2</i> and <i>3</i> for timing details.
D <sub>R</sub>	Receive data input. PCM data is shifted into $D_R$ following the FS <sub>R</sub> leading edge.	TSX	Open drain output which pulses low during the encoder time slot.
BCLK <sub>R</sub> / CLKSEL	The bit clock which shifts data into $D_R$ after the FS <sub>R</sub> leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK <sub>X</sub> is used for both transmit and receive directions (see Table I).	ANLB	Analog Loopback control input. Must be set to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the output of the receive switched capacitor low-pass filter and the input to the receive RC active filter is connected to ground. This results in the
MCLK <sub>R</sub> / PDN	Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be		VFRO output being at ground level during analog loopback operation.
	asynchronous with MCLK <sub>X</sub> , but should be synchronous with MCLK <sub>X</sub> for best	GS <sub>X</sub>	Analog output of the transmit input amplifier. Used to externally set gain.
	performance. When MCLK <sub>R</sub> is connected	$VF_XI^-$	Inverting input of the transmit input amplifier.
	continuously low, MCLK <sub>X</sub> is selected for all internal timing. When $MCLK_R$ is connected	$VF_XI^+$	Non-inverting input of the transmit input amplifier.
	continuously high, the device is powered down.	$V_{BB}$	Negative power supply pin. V_{BB}\!=\!-5V\!\pm\!5\%.

### **Functional Description**

#### POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO<sup>TM</sup> and places it into a power-down state. All non-essential circuits are deactivated and the D<sub>X</sub>, VF<sub>R</sub>O, VPO<sup>-</sup> and VPO<sup>+</sup> outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK<sub>R</sub>/PDN pin *and* FS<sub>X</sub> and/or FS<sub>R</sub> pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK<sub>R</sub>/PDN pin high; the alternative is to hold both FS<sub>X</sub> and FS<sub>R</sub> inputs continuously low—the device will power-down approximately 1 ms after the last FS<sub>X</sub> or FS<sub>R</sub> pulse. The TRI-STATE PCM data output, D<sub>X</sub>, will remain in the high impedance state until the second FS<sub>X</sub> pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK<sub>X</sub> and the MCLK<sub>R</sub>/PDN pin can be used as a power-down control. A low level on MCLK<sub>R</sub>/PDN powers up the device and a high level powers down the device. In either case, MCLK<sub>X</sub> will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK<sub>X</sub> and the BCLK<sub>R</sub>/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BLCK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table I indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Each FS<sub>X</sub> pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D<sub>X</sub> output on the positive edge of BCLK<sub>X</sub>. After 8-bit clock periods, the TRI-STATE D<sub>X</sub> output is returned to a high impedance state. With an FS<sub>R</sub> pulse, PCM data is latched via the D<sub>R</sub> input on the negative edge of BCLK<sub>X</sub> (or BCLK<sub>R</sub> if running). FS<sub>X</sub> and FS<sub>R</sub> must be synchronous with MCLK<sub>X/R</sub>.

#### **TABLE I. Selection of Master Clock Frequencies**

BCLK <sub>B</sub> /CLKSEL	Master Clock Frequency Selected
DOERR/OERGEE	TP3069
Clocked	2.048 MHz
0	1.536 MHz or 1.544 MHz
1	2.048 MHz

#### ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLK<sub>X</sub> and MCLK<sub>R</sub> must be 2.048 MHz and need not be synchronous. For best trans-

mission performance, however, MCLK<sub>R</sub> should be synchronous with MCLK<sub>X</sub>, which is easily achieved by applying only static logic levels to the MCLK<sub>R</sub>/PDN pin. This will automatically connect MCLK<sub>X</sub> to all internal MCLK<sub>R</sub> functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS<sub>X</sub> starts each encoding cycle and must be synchronous with MCLK<sub>X</sub> and BCLK<sub>X</sub>. FS<sub>R</sub> starts each decoding cycle and must be synchronous with BCLK<sub>R</sub>. BCLK<sub>R</sub> must be a clock, the logic levels shown in Table I are not valid in asynchronous mode. BCLK<sub>X</sub> and BCLK<sub>R</sub> may operate for 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses,  $FS_X$  and  $FS_R$ , must be one bit clock period long, with timing relationships specified in *Figure 2*. With  $FS_X$  high during a falling edge of BCLK<sub>X</sub>, the next rising edge of BCLK<sub>X</sub> enables the D<sub>X</sub> TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge of BCLK<sub>R</sub> (BCLK<sub>X</sub> in synchronous mode), the next falling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven filling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven a falling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven falling edge of BCLK<sub>R</sub> latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

#### LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS<sub>X</sub> and FS<sub>R</sub>, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync,  $\mathsf{FS}_X$ , the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D<sub>X</sub> TRI-STATE output buffer is enabled with the rising edge of FS<sub>X</sub> or the rising edge of BCLK<sub>X</sub>, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK<sub>X</sub> rising edges clock out the remaining seven bits. The D<sub>X</sub> output is disabled by the falling BCLK<sub>X</sub> edge following the eighth rising edge, or by FS<sub>X</sub> going low, whichever comes later. A rising edge on the receive frame sync pulse, FS<sub>R</sub>, will cause the PCM data at D<sub>R</sub> to be latched in on the next eight falling edges of BCLK<sub>R</sub>(BCLK<sub>X</sub> in synchronous mode). All devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see *Figure 4*. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload ( $t_{MAX}$ ) of nominally 2.5V peak (see table of Transmission Characteristics).

### Functional Description (Continued)

The FS<sub>X</sub> frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D<sub>X</sub> at the next FS<sub>X</sub> pulse. The total encoding delay will be approximately 165  $\mu$ s (due to the transmit filter) plus 125  $\mu$ s (due to encoding delay), which totals 290  $\mu$ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### **RECEIVE SECTION**

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter with its output at VF<sub>R</sub>O. The receive section is unity-gain, but gain can be added by using the power amplifiers. Upon the occurrence of FS<sub>R</sub>, the data at the D<sub>R</sub> input is clocked in on the falling edge of the next eight BCLK<sub>R</sub> (BCLK<sub>X</sub>) periods. At the end of the decoder time slot, the decoder update) plus 110  $\mu$ s (filter delay) plus 62.5  $\mu$ s (1/<sub>2</sub> frame), which gives approximately 180  $\mu$ s.

#### **RECEIVE POWER AMPLIFIERS**

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the  $\pm 2.5V$  peak output signal from the receive filter up to  $\pm 3.3V$  peak into an unbalanced 300 $\Omega$  load, or  $\pm 4.0V$  into an unbalanced 15 k $\Omega$  load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600 $\Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with a  $\sqrt{2}$ :1 turns ratio, as shown in *Figure 4*. A total peak power of 15.6 dBm can be delivered to the load plus termination.

#### ENCODING FORMAT AT D<sub>X</sub> OUTPUT

	TP3069 A-Law (Includes Even Bit Inversion)							
$V_{IN} = +$ Full-Scale $V_{IN} = 0V$	1	0	1	0	1	0	1	0
$V_{IN} = 0V$	∫1	1	0	1	0	1	0	1
	lo	1	0	1	0	1	0	1
$V_{IN} = -Full-Scale$	0	0	1	0	1	0	1	0

### **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

7V
-7V
$V_{CC}\!+\!0.3V$ to $V_{BB}\!-\!0.3V$

Voltage at any Digital Input or Output	V <sub>CC</sub> +0.3V to GNDA-0.3V
Operating Temperature Range	-25°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 sec.)	300°C
ESD (Human Body Model) J	1000V
ESD (Human Body Model) N	1500V
Latch-Up Immunity on Any Pin	100 mA

**Electrical Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER	DISSIPATION (ALL DEVICES)					
I <sub>CC</sub> 0	Power-Down Current	(Note †)		0.5	1.5	mA
I <sub>BB</sub> 0	Power-Down Current	(Note †)		0.05	0.3	mA
I <sub>CC</sub> 1	Active Current	VPI=0V; VF <sub>R</sub> O, VPO <sup>+</sup> and VPO <sup>-</sup> unloaded		7.0	10.0	mA
I <sub>BB</sub> 1	Active Current	$VPI=0V$ ; $VF_RO$ , $VPO^+$ and $VPO^-$ unloaded		7.0	10.0	mA
DIGITAL	INTERFACE					
VIL	Input Low Voltage				0.6	V
V <sub>IH</sub>	Input High Voltage		2.2			V
V <sub>OL</sub>	Output Low Voltage	$D_X$ , $I_L = 3.2 \text{ mA}$ $\overline{TS}_X$ , $I_L = 3.2 \text{ mA}$ , Open Drain			0.4 0.4	V V
V <sub>OH</sub>	Output High Voltage	$D_X, I_H = -3.2 \text{ mA}$	2.4			V
Ι <sub>ΙL</sub>	Input Low Current	$GNDA \le V_{IN} \le V_{IL}$ , All Digital Inputs	- 10		10	μA
IIH	Input High Current	$V_{IH} \le V_{IN} \le V_{CC}$	- 10		10	μA
I <sub>OZ</sub>	Output Current in High Impedance State (TRI-STATE)	$D_X,GNDA{\leq}V_O{\leq}V_{CC}$	- 10		10	μΑ

ng a pov CC0 I<sub>BB0</sub> er-up

### Electrical Characteristics (Continued)


Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C.


	Parameter	Conditions	Min	Тур	Мах	Units
ANALOG IN	NTERFACE WITH TRANSMIT INPU	T AMPLIFIER (ALL DEVICES)	I			
I <sub>I</sub> XA	Input Leakage Current	$-2.5V{\leq}V{\leq}+2.5V,$ VF_XI $^+$ or VF_XI $^-$	-200		200	nA
R <sub>I</sub> XA	Input Resistance	$-2.5V{\leq}V{\leq}{+}2.5V,$ VF_XI $^+$ or VF_XI $^-$	10			MΩ
R <sub>O</sub> XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>L</sub> XA	Load Capacitance	GS <sub>X</sub>			50	pF
V <sub>O</sub> XA	Output Dynamic Range	$\text{GS}_X$ , $\text{R}_L \ge$ 10 k $\Omega$	- 2.8		+ 2.8	v
A <sub>V</sub> XA	Voltage Gain	$VF_XI^+$ to $GS_X$	5000			V/V
F <sub>U</sub> XA	Unity-Gain Bandwidth		1	2		MHz
V <sub>OS</sub> XA	Offset Voltage		-20		20	mV
V <sub>CM</sub> XA	Common-Mode Voltage	CMRRXA > 60 dB	- 2.5		2.5	v
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG IN	NTERFACE WITH RECEIVE FILTER	R (ALL DEVICES)				•
R <sub>O</sub> RF	Output Resistance	Pin VF <sub>R</sub> O		1	3	Ω
R <sub>L</sub> RF	Load Resistance	$VF_{R}O = \pm 2.5V$	10			kΩ
CLRF	Load Capacitance	Connect from VF <sub>R</sub> O to GNDA			25	pF
VOS <sub>R</sub> O	Output DC Offset Voltage	Measure from VF <sub>R</sub> O to GNDA	-200		200	mV
ANALOG IN	NTERFACE WITH POWER AMPLIF	IERS (ALL DEVICES)				
IPI	Input Leakage Current	-1.0V≤VPI≤1.0V	- 100		100	nA
		-1.0V≤VPI≤1.0V	10			MΩ
RIPI	Input Resistance					
	Input Resistance Input Offset Voltage		-25		25	mV
RIPI		Inverting Unity-Gain at VPO+ or VPO-	-25	1	25	mV Ω
RIPI VIOS ROP	Input Offset Voltage	Inverting Unity-Gain at	-25	1 400	25	Ω
RIPI VIOS	Input Offset Voltage Output Resistance	Inverting Unity-Gain at VPO <sup>+</sup> or VPO <sup>-</sup>	- 25		<b>25</b>	mV Ω kHz pF
RIPI VIOS ROP F <sub>C</sub>	Input Offset Voltage Output Resistance Unity-Gain Bandwidth	Inverting Unity-Gain at VPO <sup>+</sup> or VPO <sup>-</sup>	-25			Ω kHz
RIPI VIOS ROP F <sub>C</sub> C <sub>L</sub> P	Input Offset Voltage Output Resistance Unity-Gain Bandwidth Load Capacitance	Inverting Unity-Gain at VPO <sup>+</sup> or VPO <sup>-</sup> Open Loop (VPO <sup>-</sup> ) $R_L = 600\Omega$ VPO <sup>+</sup> to VPO <sup>-</sup>	-25 60 36	400		Ω kHz pF

### **Timing Specifications**

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ,  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals are referenced to GNDA. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C. All timing parameters are measured at  $V_{OH} = 2.0V$  and  $V_{OL} = 0.7V$ . See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
1/t <sub>PM</sub>	Frequency of Master Clock			1.536		MHz
				1.544		MH
		MCLK <sub>X</sub> and MCLK <sub>R</sub>		2.048		MH
t <sub>RM</sub>	Rise Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>FM</sub>	Fall Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns
t <sub>PB</sub>	Period of Bit Clock		485	488	15725	ns
t <sub>RB</sub>	Rise Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns
t <sub>FB</sub>	Fall Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns
t <sub>WMH</sub>	Width of Master Clock High	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>WML</sub>	Width of Master Clock Low	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns
t <sub>SBFM</sub>	Set-Up Time from $BCLK_X$ High to $MCLK_X$ Falling Edge	First Bit Clock after the Leading Edge of $FS_X$	100			ns
t <sub>WBH</sub>	Width of Bit Clock High		160			ns
t <sub>WBL</sub>	Width of Bit Clock Low		160			ns
t <sub>HBFL</sub>	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t <sub>HBFS</sub>	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns
t <sub>SFB</sub>	Set-Up Time for Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t <sub>DBD</sub>	Delay Time from BCLK <sub>X</sub> High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
t <sub>DBTS</sub>	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t <sub>DZC</sub>	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled		50		165	ns
t <sub>DZF</sub>	Delay Time to Valid Data from $FS_X$ or BCLK <sub>X</sub> , Whichever Comes Later	C <sub>L</sub> =0 pF to 150 pF	20		165	ns
t <sub>SDB</sub>	Set-Up Time from $D_R$ Valid to BCLK $_{R/X}$ Low		50			ns
t <sub>HBD</sub>	Hold Time from $\operatorname{BCLK}_{R/X}$ Low to $D_R$ Invalid		50			ns
t <sub>SF</sub>	Set-Up Time from $FS_{X/R}$ to BCLK <sub>X/R</sub> Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns
t <sub>HF</sub>	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS <sub>X</sub> or FS <sub>R</sub> )	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns
t <sub>SFFM</sub>	Set-Up Time from $FS_X$ High to MCLK <sub>X</sub> Falling Edge	Long Frame Only	100			ns





### **Transmission Characteristics**

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	IDE RESPONSE					
	Absolute Levels (Definition of nominal gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
t <sub>MAX</sub>	Virtual Decision Value Defined per CCITT Rec. G711	Max Transmit Overload Level TP3069 (3.14 dBm0)		2.492		V <sub>PK</sub>
G <sub>XA</sub>	Transmit Gain, Absolute	$T_{A} = 25^{\circ}C, V_{CC} = 5V, V_{BB} = -5V$	-0.15		0.15	dB
G <sub>XR</sub>	Transmit Gain, Relative to G <sub>XA</sub>		- 1.8 - 0.15 - 0.35 - 0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature	Relative to G <sub>XA</sub>	-0.1		0.1	dB
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage	Relative to $G_{XA}$	-0.05		0.05	dB
G <sub>XRL</sub>	Transmit Gain Variations with Level	$ \begin{array}{l} \mbox{Sinusoidal Test Method} \\ \mbox{Reference Level} = -10 \mbox{ dBm0} \\ \mbox{VF}_X I^+ = -40 \mbox{ dBm0 to} + 3 \mbox{ dBm0} \\ \mbox{VF}_X I^+ = -50 \mbox{ dBm0 to} -40 \mbox{ dBm0} \\ \mbox{VF}_X I^+ = -55 \mbox{ dBm0 to} -50 \mbox{ dBm0} \\ \end{array} $	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
G <sub>RA</sub>	Receive Gain, Absolute	$\label{eq:TA} \begin{split} T_A = 25^\circ\text{C}, \ V_{CC} = 5\text{V}, \ V_{BB} = -5\text{V} \\ \text{Input} = \text{Digital Code Sequence} \\ \text{for 0 dBm0 Signal} \end{split}$	-0.15		0.15	dB
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub>	f=0 Hz to 3000 Hz f=3300 Hz f=3400 Hz f=4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 - 14	dB dB dB dB
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	Relative to G <sub>RA</sub>	-0.1		0.1	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage	Relative to G <sub>RA</sub>	-0.05		0.05	dB
G <sub>RRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded - 10 dBm0 Signal PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
	Receive Filter Output at VF <sub>B</sub> O	$RL = 10 k\Omega$	-2.5		2.5	V

### Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	PE DELAY DISTORTION WITH FREQU	JENCY				
D <sub>XA</sub>	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to D <sub>XA</sub>	f=500 Hz-600 Hz		195	220	μs
		f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f=1000 Hz-1600 Hz		20	40	μs
		f=1600 Hz-2600 Hz		55	75	μs
		f=2600 Hz-2800 Hz		80	105	μs
		f = 2800 Hz - 3000 Hz		130	155	μs
D <sub>RA</sub>	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to D <sub>RA</sub>	f=500 Hz-1000 Hz	-40	-25		μs
- nn	······································	f = 1000  Hz - 1600  Hz	-30	-20		μs
		f = 1600  Hz - 2600  Hz		70	90	μ0 μ5
		f = 2600  Hz - 2800  Hz		100	125	μs μs
		f = 2800 Hz - 3000 Hz		145	175	μs μs
NOISE		1-2000112 3000112		145	175	μο
		TD0060 (Nata 1)		74	67	d D res O r
N <sub>XP</sub>	Transmit Noise, Psophometric Weighted	TP3069 (Note 1)		-74	-67	dBm0p
N <sub>RP</sub>	Receive Noise, Psophometric	PCM Code Equals Positive				
	Weighted	Zero				
		TP3069		-82	-79	dBm0p
N <sub>RS</sub>	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around Measurement, VF <sub>X</sub> I + =0 Vrms			-53	dBm0
$PPSR_{X}$	Positive Power Supply Rejection, Transmit	V <sub>CC</sub> =5.0 V <sub>DC</sub> +100 mVrms f=0 kHz-50 kHz (Note 2)	40			dBC
NPSRX	Negative Power Supply Rejection, Transmit	V <sub>BB</sub> =-5.0 V <sub>DC</sub> + 100 mVrms f=0 kHz-50 kHz (Note 2)	40			dBC
PPSR <sub>R</sub>	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$ Measure VF <sub>R</sub> O f = 0  Hz - 4000  Hz f = 4  kHz - 50  kHz	38 25			dBC dB
NPSR <sub>R</sub>	Negative Power Supply Rejection, Receive	$\begin{array}{l} \mbox{PCM Code Equals Positive Zero} \\ \mbox{V}_{BB} = -5.0 \ \mbox{V}_{DC} + 100 \ \mbox{mVrms} \\ \mbox{Measure VF}_{R}O \\ \mbox{f} = 0 \ \mbox{Hz} - 4000 \ \mbox{Hz} \\ \mbox{f} = 4 \ \mbox{Hz} - 25 \ \mbox{kHz} \\ \mbox{f} = 25 \ \mbox{kHz} - 50 \ \mbox{kHz} \\ \end{array}$	40 40 36			dBC dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	0 dBm0, 300 Hz – 3400 Hz Input PCM Code Applied at DR Measure Individual Image Signals at VF <sub>R</sub> O 4600 Hz–7600 Hz 7600 Hz–8400 Hz 8400 Hz–100,000 Hz			- <b>32</b> - 40 - <b>32</b>	dB dB dB

### Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DISTORT	ION		·			
STD <sub>X,</sub> STD <sub>R</sub>	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method (Note 3) Level = 3.0 dBm0 = 0 dBm0 to $-30 dBm0$ = $-40 dBm0$ XMT RCV = $-55 dBm0$ XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC dBC
SFDX	Single Frequency Distortion, Transmit	nov	15		-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, $VF_XI^+ = -4 \text{ dBm0 to } -21 \text{ dBm0, T}$ Frequencies in the Range 300 Hz - 3400 Hz	wo		-41	dB
CROSST	ALK			•		
CT <sub>X-R</sub>	Transmit to Receive Crosstalk	f=300 Hz-3000 Hz D <sub>R</sub> =Quiet PCM Code		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk	f=300 Hz-3000 Hz, VF <sub>X</sub> I=0V (Note 2)		-90	-70	dB
POWER A	AMPLIFIERS		·			
V <sub>O</sub> PA	Maximum 0 dBm0 Level (Better than $\pm$ 0.1 dB Linearity over the Range $-10$ dBm0 to $+3$ dBm0)	Balanced Load, R <sub>L</sub> Connected Betw VPO <sup>+</sup> and VPO <sup>-</sup> . R <sub>L</sub> =600 $\Omega$ R <sub>L</sub> =1200 $\Omega$	veen 3.3 3.5			Vrms Vrms
S/D <sub>P</sub>	Signal/Distortion	$R_{I} = 600 \Omega$	50			dB

Note 2: PPSR<sub>X</sub>, NPSR<sub>X</sub>, and  $CT_{R-X}$  are measured with a -50 dBm0 activation signal applied to  $VF_XI^+$ .

Note 3: TP3069 is measured using psophometric weighted filter.

### **Applications Information**

### POWER SUPPLIES

While the pins of the TP3060 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This

## **Typical Asynchronous Application**

minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu F$  supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub>, as close to the device as possible.


For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in "STAR" formation, rather than via a ground bus. This common ground point should be decoupled to V<sub>CC</sub> and V<sub>BB</sub> with 10  $\mu$ F capacitors.


Note: See Application Note 370 for further details




# **Definitions and Timing Conventions**

DEFINITIONS		TIMING CONVENT	TIONS
V <sub>IH</sub>	V <sub>IH</sub> is the d.c. input level above which an input level is guaranteed to appear	For the purposes conventions apply:	of this timing specification, the following
	as a logical one. This parameter is to be measured by performing a functional test at reduced clock	Input Signals	All input signals may be characterized as: $V_L = 0.4V$ , $V_H = 2.4V$ , $t_R < 10$ ns, $t_F < 10$ ns.
	speeds and nominal timing, (i.e. not	Period	The period of clock signal is
	minimum setup and hold times or output strobes), with the high level of		designated as t <sub>Pxx</sub> where xx
	all driving signals set to $V_{IH}$ and		represents the mnemonic of the clock
	maximum supply voltages applied to	Rise Time	signal being specified.
	the device	LISE TIME	Rise times are designated as t <sub>Ryy</sub> , where yy represents a mnemonic of
VIL	$V_{\mbox{\scriptsize IL}}$ is the d.c. input level below which		the signal whose rise time is being
	an input level is guaranteed to appear		specified. $t_{Ryy}$ is measured from $V_{IL}$ to
	as a logical zero to the device. This parameter is measured in the same		V <sub>IH</sub> .
	manner as V <sub>IH</sub> but with all driving	Fall Time	Fall times are designated as t <sub>Fyy</sub> ,
	signal low levels set to VIL and		where yy represents a mnemonic of the signal whose fall time is being
	minimum supply voltages applied to		specified. $t_{FVV}$ is measured from V <sub>IH</sub> to
Varia	the device.		V <sub>IL</sub> .
V <sub>OH</sub>	V <sub>OH</sub> is the minimum d.c. output level to which an output placed in a logical	Pulse Width High	The high pulse width is designated as
	one state will converge when loaded		t <sub>WzzH</sub> , where zz represents the mnemonic of the input or output signal
	at the maximum specified load current.		whose pulse width is being specified.
V <sub>OL</sub>	V <sub>OL</sub> is the maximum d.c. output level		High pulse widths are measured from
	to which an output placed in a logical zero state will converge when loaded		V <sub>IH</sub> to V <sub>IH</sub> .
	at the maximum specified load current.	Pulse Width Low	The low pulse width is designated as
Threshold Region	The threshold region is the range of		t <sub>WzzL</sub> , where zz represents the mnemonic of the input or output signal
	input voltages between VIL and VIH.		whose pulse width is being specified.
Valid Signal	A signal is Valid if it is in one of the valid logic states, (i.e. above V <sub>IH</sub> or		Low pulse widths are measured from
	below $V_{IL}$ ). In timing specifiations, a	Satup Tima	V <sub>IL</sub> to V <sub>IL</sub> .
	signal is deemed valid at the instant it	Setup Time	Setup times are designated as t <sub>Swwxx</sub> , where ww represents the mnemonic of
	enters a valid state.		the input signal whose setup time is
Invalid Signal	A signal is Invalid if it is not in a valid logic state, i.e. when it is in in the		being specified relative to a clock or
	threshold region between $V_{IL}$ and $V_{IH}$ .		strobe input represented by mnemonic xx. Setup times are measured from the
	In timing specifications, a signal is		ww Valid to xx Invalid.
	deemed Invalid at the instant it enters	Hold Time	Hold times are designated as t <sub>Hxxww</sub> ,
	the threshold region.		where ww represents the mnemonic of
			the input signal whose hold time is being specified relative to a clock or
			strobe input represented by mnemonic
			xx. Hold times are measured from xx
			Valid to ww Invalid.
		Delay Time	Delay times are designated as t <sub>Dxxyy</sub> Hi to Low, where xx represents the
			mnemonic of the input reference
			signal and yy represents the
			mnemonic of the output signal whose
			timing is being specified relative to xx. The mnemonic may optionally be
			terminated by an H or L to specify the
			high going or low going transition of
			the output signal. Maximum delay times are measured from xx Valid to yy
			Valid. Minimum delay times are
			measured from xx Valid to yy Invalid.
			This parameter is tested under the
			load conditions specified in the Conditions column of the Timing
			Specifications section of this data
			sheet.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.