

2 ADC, 8 DAC, 96 kHz, 24-Bit Σ - Δ Codec

AD1837A

FEATURES

5 V Stereo Audio System with 3.3 V Tolerant **Digital Interface**

Supports up to 96 kHz Sample Rates 192 kHz Sample Rate Available on 1 DAC Supports 16-, 20-, 24-Bit Word Lengths

Multibit Σ - Δ Modulators with

Perfect Differential Linearity Restoration for Reduced Idle Tones and Noise Floor

Data Directed Scrambling DACs-Least

Sensitive to Jitter **Single-Ended Outputs**

ADCs: -95 dB THD + N, 105 dB SNR and

Dynamic Range

DACs: -92 dB THD + N, 108 dB SNR and

Dynamic Range

On-Chip Volume Controls per Channel with 1024-Step Linear Scale

DAC and ADC Software Controllable Clickless Mutes

Digital De-emphasis Processing

Supports 256 \times f_S, 512 \times f_S, and 768 \times f_S Master

Power-Down Mode Plus Soft Power-Down Mode Flexible Serial Data Port with Right-Justified, Left-Justified, I2S Compatible, and DSP Serial Port

TDM Interface Mode Supports 8 In/8 Out Using a Single SHARC® SPORT

52-Lead MQFP Plastic Package

APPLICATIONS

DVD Video and Audio Players Home Theater Systems Automotive Audio Systems Audio/Visual Receivers Digital Audio Effects Processors

GENERAL DESCRIPTION


The AD1837A is a high performance single-chip codec featuring four stereo DACs and one stereo ADC. Each DAC comprises a high performance digital interpolation filter, a multibit Σ - Δ modulator featuring Analog Devices' patented technology, and a continuous-time voltage out analog section. Each DAC has independent volume control and clickless mute functions. The ADC comprises two 24-bit conversion channels with multibit Σ - Δ modulators and decimation filters.

The AD1837A also contains an on-chip reference with a nominal value of 2.25 V.

The AD1837A contains a flexible serial interface that allows for glueless connection to a variety of DSP chips, AES/EBU receivers, and sample rate converters. The AD1837A can be configured in left-justified, right-justified, I²S, or DSP compatible serial modes. Control of the AD1837A is achieved by means of an SPI compatible serial port. While the AD1837A can be operated from a single 5 V supply, it also features a separate supply pin for its digital interface, which allows the device to be interfaced to other devices using 3.3 V power supplies.

The AD1837A is available in a 52-lead MQFP package and is specified for the industrial temperature range of -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



REV. A

Downloaded from Elcodis.com electronic components distributor

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

AD1837A—SPECIFICATIONS

TEST CONDITIONS

Supply Voltages (AVDD, DVDD) 5.0 V Ambient Temperature 25°C

 $\begin{array}{lll} \text{Input Clock} & 12.288 \text{ MHz, } (256 \times f_S \text{ Mode}) \\ \text{ADC Input Signal} & 1.0078125 \text{ kHz, } -1 \text{ dBFS (Full Scale}) \\ \text{DAC Input Signal} & 1.0078125 \text{ kHz, } 0 \text{ dBFS (Full Scale}) \\ \end{array}$

Input Sample Rate (f_S) 48 kHz

Measurement Bandwidth 20 Hz to 20 kHz

Performance of all channels is identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).

Min	Typ	Max	Unit
	24		Bits
	103		dB
100	105		dB
	-95	-88.5	dB
	-95	-87.5	dB
	100		dB
	0.025		dB
-2.828		+2.828	V
	2.25		V
	4		kΩ
	15		pF
	2.25		V
	±5		%
	35		ppm/°C
	24		Bits
103	105		dB
105	108		dB
	-92		dB
	100		dB
	± 4		%
	0.025		dB
	200		ppm/°C
	± 0.1		Degrees
	0.098		%
	60		dB
	-100		dB
	± 0.1		dB
	1.0 (2.8)		V rms (V p-p)
	180		Ω
	2.25		V
	21.77		kHz
			dB
			kHz
	120		dB
	100 -2.828	24 103 100 -95 -95 100 0.025 -2.828 2.25 4 15 2.25 ±5 35 24 103 105 108 -92 100 ±4 0.025 200 ±0.1 0.098 60 -100 ±0.1 1.0 (2.8) 180 2.25 21.77 ±0.01 26.23	24 103 100 105 -95 -95 -88.5 -95 100 0.025 -2.828 2.25 4 15 2.25 ±5 35 24 103 105 108 -92 100 ±4 0.025 200 ±0.1 0.098 60 -100 ±0.1 1.0 (2.8) 180 2.25 21.77 ±0.01 26.23

Parameter	Min	Тур	Max	Unit
ADC DECIMATION FILTER, 96 kHz*				
Pass Band		43.54		kHz
Pass-Band Ripple		± 0.01		dB
Stop Band		52.46		kHz
Stop-Band Attenuation		120		dB
Group Delay		460		μs
DAC INTERPOLATION FILTER, 48 kHz*				
Pass Band			21.77	kHz
Pass-Band Ripple		± 0.06		dB
Stop Band	28			kHz
Stop-Band Attenuation	55			dB
Group Delay		340		μs
DAC INTERPOLATION FILTER, 96 kHz*				
Pass Band			43.54	kHz
Pass-Band Ripple		± 0.06		dB
Stop Band	52			kHz
Stop-Band Attenuation	55			dB
Group Delay		160		μs
DAC INTERPOLATION FILTER, 192 kHz*				
Pass Band			81.2	kHz
Pass-Band Ripple		± 0.06		dB
Stop Band	97			kHz
Stop-Band Attenuation	80			dB
Group Delay		110		μs
DIGITAL I/O				
Input Voltage High	2.4			V
Input Voltage Low			0.8	V
Output Voltage High	ODVDD -	-0.4		V
Output Voltage Low			0.4	V
Leakage Current			±10	μΑ
POWER SUPPLIES				
Supply Voltage (AVDD and DVDD)	4.5	5.0	5.5	V
Supply Voltage (ODVDD)	3.0		DVDD	V
Supply Current I _{ANALOG}		84	95	mA
Supply Current I _{ANALOG} , Power-Down		55	67	mA
Supply Current I _{DIGITAL}		64	74	mA
Supply Current I _{DIGITAL} , Power-Down		1	4.5	mA
Dissipation				
Operation, Both Supplies		740		mW
Operation, Analog Supply		420		mW
Operation, Digital Supply		320		mW
Power-Down, Both Supplies		280		mW
Power Supply Rejection Ratio		F 2		15
1 kHz, 300 mV p-p Signal at Analog Supply Pins		-70 75		dB
20 kHz, 300 mV p-p Signal at Analog Supply Pins		-75		dB

^{*}Guaranteed by design.

REV. A _3_

Specifications subject to change without notice.

TIMING SPECIFICATIONS

MASTER CLOCK AND RESET	ns n	To CCLK Rising Edge From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge From CCLK Falling Edge From CLATCH Rising Edge
t _{MH} MCLK High 15 t _{ML} MCLK Low 15 t _{PDR} PD/RST Low 20 SPI® PORT 20 t _{CCH} CCLK High 40 t _{CCL} CCLK Low 40 t _{CCL} CCLK Period 80 t _{CCP} CCLK Period 80 t _{CDB} CDATA Setup 10 t _{CDH} CDATA Hold 10 t _{CLS} CLATCH Setup 10 t _{CLH} CLATCH Setup 10 t _{CLH} CLATCH Hold 10 t _{COD} COUT Enable 15 t _{COD} COUT Delay 20 t _{COD} COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) 60 60 t _{DBH} DBCLK High 60 60 t _{DB} DBCLK Frequency 64 × f _S t _{DL} DLRCLK Hold 10 10 t _{DB} DBCLK High 15 15	ns n	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
t _{ML} MCLK Low 15 t _{PDR} PD/RST Low 20 SPT® PORT CCH t _{CCH} CCLK High 40 t _{CCL} CCLK Low 40 t _{CCCP} CCLK Period 80 t _{CDS} CDATA Setup 10 t _{CDB} CDATA Hold 10 t _{CLL} CLATCH Setup 10 t _{CLL} CLATCH Hold 10 t _{CLL} CLATCH Hold 10 t _{CLL} CLATCH Hold 10 t _{COL} COUT Enable 15 t _{COD} COUT Delay 20 t _{COD} COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) 60 60 t _{DBH} DBCLK Hold 10 64 × f _S t _{DLB} DBCLK Frequency 64 × f _S t _{DDH} DSDATA Setup 10 t _{DBH} DBCLK High 15 t _{DB} DBCLK High 15 <tr< th=""><th>ns ns ns</th><th>From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge</th></tr<>	ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tpd PD/RST Low 20 SPI® PORT tCCH CCLK High 40 tCCL CCLK Low 40 tCCP CCLK Period 80 tCDS CDATA Setup 10 tCDH CDATA Hold 10 tCLH CLATCH Setup 10 tCLH CLATCH Hold 10 tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) tDBH DBCLK High 60 tDBH DBCLK Low 60 fDB DBCLK Frequency 64 × fs tDLB DLRCLK Hold 10 tDDB DSDATA Setup 10 tDBH DBCLK High 15 tDBH DBCLK High 15 tDBH DBCLK High 15 tDBH DBCLK Frequency 256 × fs tDLS DLRCLK Setup 10 <t< td=""><td>ns ns ns ns ns ns ns ns</td><td>From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge</td></t<>	ns ns ns ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
t _{CCL} CCLK High 40 t _{CCL} CCLK Low 40 t _{CCP} CCLK Period 80 t _{CDS} CDATA Setup 10 t _{CDH} CDATA Hold 10 t _{CLS} CLATCH Setup 10 t _{CLS} CLATCH Hold 10 t _{CLH} CLATCH Hold 10 t _{COE} COUT Enable 15 t _{COD} COUT Delay 20 t _{COD} COUT Delay 25 DAC SERIAL PORT (48 kHz and 96 kHz) 15 Normal Mode (Slave) 60 60 t _{DBH} DBCLK High 60 t _{DBH} DBCLK Frequency 64 × f _S t _{DLS} DLRCLK Setup 10 t _{DDH} DSDATA Setup 10 t _{DDH} DBCLK High 15 t _{DBH} DBCLK Low 15 t _{DB} DBCLK Frequency 256 × f _S t _{DLS} DLRCLK Setup 10 t _{DB} DBCLK High 15	ns ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
t _{CCL} CCLK High 40 t _{CCL} CCLK Low 40 t _{CCP} CCLK Period 80 t _{CDS} CDATA Setup 10 t _{CDH} CDATA Hold 10 t _{CLS} CLATCH Setup 10 t _{CLS} CLATCH Hold 10 t _{CLH} CLATCH Hold 10 t _{COE} COUT Enable 15 t _{COD} COUT Delay 20 t _{COD} COUT Delay 25 DAC SERIAL PORT (48 kHz and 96 kHz) 15 Normal Mode (Slave) 60 60 t _{DBH} DBCLK High 60 t _{DBH} DBCLK Frequency 64 × f _S t _{DLS} DLRCLK Setup 10 t _{DDH} DSDATA Setup 10 t _{DDH} DBCLK High 15 t _{DBH} DBCLK Low 15 t _{DB} DBCLK Frequency 256 × f _S t _{DLS} DLRCLK Setup 10 t _{DB} DBCLK High 15	ns ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
t _{CCL} CCLK Low 40 t _{CCP} CCLK Period 80 t _{CDS} CDATA Setup 10 t _{CDH} CDATA Hold 10 t _{CLS} CLATCH Setup 10 t _{CLS} CLATCH Hold 10 t _{CLH} CLATCH Hold 10 t _{CLH} CLATCH Hold 10 t _{COE} COUT Enable 15 t _{COE} COUT Delay 20 t _{COE} COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) **t _{DBH} DBCLK High 60 **t _{DBH} DBCLK Low 60 64 × f _S **t _{DLS} DLRCLK Setup 10 10 **t _{DDH} DSDATA Setup 10 10 **t _{DBH} DBCLK High 15 15 **t _{DBL} DBCLK Low 15 15 **t _{DBL} DBCLK Frequency 256 × f _S **t _{DLS} DLRCLK Setup 10 **t _{DLS} DLRCLK Hold 10	ns ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tCCP CCLK Period 80 tCDS CDATA Setup 10 tCDH CDATA Hold 10 tCLS CLATCH Setup 10 tCLH CLATCH Hold 10 tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) 60 tDBH DBCLK High 60 tDBL DBCLK Low 60 fDB DBCLK Frequency 64 × f _S tDLS DLRCLK Setup 10 tDLH DLRCLK Hold 10 tDDH DSDATA Setup 10 tDDH DSDATA Hold 10 Packed 128/256 Modes (Slave) 15 tDBL DBCLK Low 15 fDB DBCLK Frequency 256 × f _S tDLS DLRCLK Setup 10 tDLB DLRCLK Setup 10 tDLB DSDATA Setup 10	ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tCDS CDATA Setup 10 tCDH CDATA Hold 10 tCLS CLATCH Setup 10 tCLH CLATCH Hold 10 tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) tDBH DBCLK High 60 tDBL DBCLK Low 60 fDB DBCLK Frequency 64 × fs tDLS DLRCLK Setup 10 tDLH DLRCLK Hold 10 tDDB DSDATA Setup 10 tDDH DSDATA Hold 10 Packed 128/256 Modes (Slave) 15 tDBL DBCLK Low 15 tDB DBCLK Frequency 256 × fs tDLS DLRCLK Setup 10 tDLB DBCLK Hold 10 tDDB DSDATA Setup 10 tDDB DSDATA Hold 10 tDDB	ns ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tCDH CDATA Hold 10 tCLS CLATCH Setup 10 tCLH CLATCH Hold 10 tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) 60 tDBH DBCLK High 60 tDBL DBCLK Low 60 fDB DBCLK Frequency 64 × fs tDLS DLRCLK Setup 10 tDLB DLRCLK Hold 10 tDDS DSDATA Setup 10 tDDH DSDATA Hold 10 Packed 128/256 Modes (Slave) 15 tDBH DBCLK High 15 tDBL DBCLK Frequency 256 × fs tDLS DLRCLK Setup 10 tDLH DLRCLK Hold 10 tDDB DSDATA Setup 10 tDDB DSDATA Hold 10 tDDH DSDATA Hold 10 <tr< td=""><td>ns ns ns ns</td><td>From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge</td></tr<>	ns ns ns ns	From CCLK Rising Edge To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns ns ns ns	To CCLK Rising Edge From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tCLH CLATCH Hold 10 tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) tDBH DBCLK High 60 tDBL DBCLK Low 60 fDB DBCLK Frequency 64 × f _S tDLS DLRCLK Setup 10 tDLH DLRCLK Hold 10 tDDH DSDATA Setup 10 tDDH DSDATA Hold 10 Packed 128/256 Modes (Slave) 15 tDBH DBCLK High 15 tDBL DBCLK Low 15 fDB DBCLK Frequency 256 × f _S tDLB DLRCLK Setup 10 tDDB DSDATA Setup 10 tDDB DSDATA Setup 10 tDDH DSDATA Hold 10 tDDH DSDATA Hold 10 tDDH DSDATA Hold 10 ADC	ns ns ns	From CCLK Rising Edge From CLATCH Falling Edge From CCLK Falling Edge
tCOE COUT Enable 15 tCOD COUT Delay 20 tCOTS COUT Three-State 25 DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) 60 tDBH DBCLK High 60 tDBL DBCLK Low 60 fDB DBCLK Frequency 64 × f _S tDLS DLRCLK Setup 10 tDLB DLRCLK Hold 10 tDDB DSDATA Setup 10 tDDH DSDATA Hold 10 Packed 128/256 Modes (Slave) 15 tDBH DBCLK High 15 tDBL DBCLK Low 15 fDB DBCLK Frequency 256 × f _S tDLS DLRCLK Setup 10 tDLS DLRCLK Hold 10 tDDB DSDATA Setup 10 tDDH DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) tABD ABCLK Delay 25	ns ns	From CLATCH Falling Edge From CCLK Falling Edge
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	From CCLK Falling Edge
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) t_{DBH}	113	Troni CLAT CIT Rising Luge
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	To DBCLK Rising Edge
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	From DBCLK Rising Edge
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns	To DBCLK Rising Edge
Packed 128/256 Modes (Slave) t_{DBH} DBCLK High 15 t_{DBL} DBCLK Low 15 f_{DB} DBCLK Frequency 256 \times f_{S} t_{DLS} DLRCLK Setup 10 t_{DLH} DLRCLK Hold 10 t_{DDS} DSDATA Setup 10 t_{DDH} DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t_{ABD} ABCLK Delay 25	ns	From DBCLK Rising Edge
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	115	From DBCER Rising Edge
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ns	
t _{DLS} DLRCLK Setup 10 t _{DLH} DLRCLK Hold 10 t _{DDS} DSDATA Setup 10 t _{DDH} DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t _{ABD} ABCLK Delay 25	113	
t _{DLH} DLRCLK Hold 10 t _{DDS} DSDATA Setup 10 t _{DDH} DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t _{ABD} ABCLK Delay 25	ns	To DBCLK Rising Edge
t _{DDS} DSDATA Setup 10 t _{DDH} DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t _{ABD} ABCLK Delay 25	ns	From DBCLK Rising Edge
t _{DDH} DSDATA Hold 10 ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t _{ABD} ABCLK Delay 25	ns	To DBCLK Rising Edge
ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) t _{ABD} ABCLK Delay 25	ns	From DBCLK Rising Edge
Normal Mode (Master) t _{ABD} ABCLK Delay 25	115	From DBCER Rising Edge
t _{ABD} ABCLK Delay 25		
AT DOLLED I	ns	From MCLK Rising Edge
	ns	From ABCLK Falling Edge
t _{ABDD} ASDATA Delay 10	ns	From ABCLK Falling Edge
Normal Mode (Slave)		Trom 112 G2211 mmig 2 mgv
t _{ABH} ABCLK High 60	ns	
t _{ABL} ABCLK Low 60	ns	
f_{AB} ABCLK Frequency $64 \times f_{S}$		
t _{ALS} ALRCLK Setup 5	ns	To ABCLK Rising Edge
t _{ALH} ALRCLK Hold 15	ns	From ABCLK Rising Edge
t _{ABDD} ASDATA Delay 15	ns	From ABCLK Falling Edge
Packed 128/256 Mode (Master)	110	1 Tom The Chief anning bage
A DOLLY D. 1	1	From MCLK Rising Edge
1188	ns	From ABCLK Falling Edge
t _{PALD} LRCLK Delay 5 t _{PABDD} ASDATA Delay 10	ns ns	From ABCLK Falling Edge

Parameter		Min	Max	Unit	Comments
TDM256 MODE (Master, 48 kHz and 96 kHz)				
t _{TBD}	BCLK Delay		40	ns	From MCLK Rising Edge
t_{FSD}	FSTDM Delay		5	ns	From BCLK Rising Edge
t_{TABDD}	ASDATA Delay		10	ns	From BCLK Rising Edge
t_{TDDS}	DSDATA1 Setup	15		ns	To BCLK Falling Edge
t_{TDDH}	DSDATA1 Hold	15		ns	From BCLK Falling Edge
TDM256 MODE (Slave, 48 kHz and 96 kHz)				
$\mathrm{f_{AB}}$	BCLK Frequency	$256 \times f_S$			
t_{TBCH}	BCLK High	17		ns	
t_{TBCL}	BCLK Low	17		ns	
t_{TFS}	FSTDM Setup	10		ns	To BCLK Falling Edge
$t_{ m TFH}$	FSTDM Hold	10		ns	From BCLK Falling Edge
t_{TBDD}	ASDATA Delay		15	ns	From BCLK Rising Edge
t_{TDDS}	DSDATA1 Setup	15		ns	To BCLK Falling Edge
t_{TDDH}	DSDATA1 Hold	15		ns	From BCLK Falling Edge
TDM512 MODE (Master, 48 kHz)				
$t_{ m TBD}$	BCLK Delay		40	ns	From MCLK Rising Edge
t_{FSD}	FSTDM Delay		5	ns	From BCLK Rising Edge
t_{TABDD}	ASDATA Delay		10	ns	From BCLK Rising Edge
t_{TDDS}	DSDATA1 Setup	15		ns	To BCLK Falling Edge
$t_{ m TDDH}$	DSDATA1 Hold	15		ns	From BCLK Falling Edge
TDM512 MODE (Slave, 48 kHz)				
f_{AB}	BCLK Frequency	$512 \times f_S$			
t_{TBCH}	BCLK High	17		ns	
t_{TBCL}	BCLK Low	17		ns	
t_{TFS}	FSTDM Setup	10		ns	To BCLK Falling Edge
$t_{ m TFH}$	FSTDM Hold	10		ns	From BCLK Falling Edge
t_{TBDD}	ASDATA Delay		15	ns	From BCLK Rising Edge
t_{TDDS}	DSDATA1 Setup	15		ns	To BCLK Falling Edge
t _{TDDH}	DSDATA1 Hold	15		ns	From BCLK Falling Edge
AUXILIARY INTE	ERFACE (48 kHz and 96 kHz)				
t_{AXDS}	AAUXDATA Setup	10		ns	To AUXBCLK Rising Edge
t_{AXDH}	AAUXDATA Hold	10		ns	From AUXBCLK Rising Edge
$ m f_{ABP}$	AUXBCLK Frequency	$64 \times f_S$			
Slave Mode					
t_{AXBH}	AUXBCLK High	15		ns	
$t_{ m AXBL}$	AUXBCLK Low	15		ns	
t_{AXLS}	AUXLRCLK Setup	10		ns	To AUXBCLK Rising Edge
t_{AXLH}	AUXLRCLK Hold	10		ns	From AUXBCLK Rising Edge
Master Mode					
$t_{AUXLRCLK}$	AUXLRCLK Delay	15		ns	From AUXBCLK Falling Edge
t _{AUXBCLK}	AUXBCLK Delay	20		ns	From MCLK Rising Edge

Specifications subject to change without notice.




Figure 1. MCLK and PD/RST Timing

REV. A _5_

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$

AVDD, DVDD, ODVDD to AGND, DGND

TEMPERATURE RANGE

Parameter	Min	Тур	Max	Unit
Specifications Guaranteed Functionality Guaranteed Storage	-40 -65	25	+85 +150	°C °C °C

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD1837AAS	-40°C to +85°C	52-Lead MQFP	S-52-1
AD1837AAS-REEL	−40°C to +85°C	52-Lead MQFP	S-52-1
AD1837AASZ*	−40°C to +85°C	52-Lead MQFP	S-52-1
AD1837AASZ-REEL*	−40°C to +85°C	52-Lead MQFP	S-52-1
EVAL-AD1837AEB		Evaluation Board	

^{*}Z = Pb free part.


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1837A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION




NC = NO CONNECT

PIN FUNCTION DESCRIPTIONS


D' N 1	1.5	Input/	D	
Pin Number	Mnemonic	Output	Description	
1, 39	DVDD		Digital Power Supply. Connect to digital 5 V supply.	
2	CLATCH	I	Latch Input for Control Data.	
3	CIN	I	Serial Control Input.	
4	$\overline{\mathrm{PD}}/\overline{\mathrm{RST}}$	I	Power-Down/Reset.	
5, 10, 16, 24, 30, 35	AGND		Analog Ground.	
6, 12, 25, 31	NC		Not Connected.	
7, 13, 26, 32	OUTLx	О	DACx Left Channel Output.	
8, 14, 27, 33	NC		Not Connected.	
9, 15, 28, 34	OUTRx	О	DACx Right Channel Output.	
11, 19, 29	AVDD		Analog Power Supply. Connect to analog 5 V supply.	
17	FILTD		Filter Capacitor Connection. Recommended 10 µF/100 nF.	
18	FILTR		Reference Filter Capacitor Connection. Recommended 10 µF/100 nF.	
20	ADCLN	I	ADC Left Channel Negative Input.	
21	ADCLP	I	ADC Left Channel Positive Input.	
22	ADCRN	I	ADC Right Channel Negative Input.	
23	ADCRP	I	ADC Right Channel Positive Input.	
36	$\overline{\mathrm{M}}/\mathrm{S}$	I	ADC Master/Slave Select.	
37	DLRCLK	I/O	DAC LR Clock.	
38	DBCLK	I/O	DAC Bit Clock.	
40, 52	DGND		Digital Ground.	
41 to 44	DSDATAx	I	DACx Input Data (Left and Right Channels).	
45	ABCLK	I/O	ADC Bit Clock.	
46	ALRCLK	I/O	ADC LR Clock.	
47	MCLK	I	Master Clock Input.	
48	ODVDD		Digital Output Driver Power Supply.	
49	ASDATA	О	ADC Serial Data Output.	
50	COUT	О	Output for Control Data.	
51	CCLK	I	Control Clock Input for Control Data.	

REV. A -7-


AD1837A—Typical Performance Characteristics




TPC 1. ADC Composite Filter Response




TPC 2. ADC High-Pass Filter Response, $f_S = 48 \text{ kHz}$




TPC 3. ADC Composite Filter Response (Pass-Band Section)




TPC 4. ADC High-Pass Filter Response, $f_S = 96 \text{ kHz}$




TPC 5. DAC Composite Filter Response, $f_S = 48 \text{ kHz}$




TPC 6. DAC Composite Filter Response, $f_S = 96 \text{ kHz}$




TPC 7. DAC Composite Filter Response, $f_S = 192 \text{ kHz}$



TPC 8. DAC Composite Filter Response, $f_S = 48 \text{ kHz}$ (Pass-Band Section)



TPC 9. DAC Composite Filter Response, $f_S = 96 \text{ kHz}$ (Pass-Band Section)



TPC 10. DAC Composite Filter Response, $f_S = 192 \text{ kHz}$ (Pass-Band Section)

REV. A -9-

TERMINOLOGY

Dynamic Range

The ratio of a full-scale input signal to the integrated input noise in the pass band (20 Hz to 20 kHz), expressed in decibels (dB). Dynamic range is measured with a -60 dB input signal and is equal to (S/[THD + N]) + 60 dB. Note that spurious harmonics are below the noise with a -60 dB input, so the noise level establishes the dynamic range. The dynamic range is specified with and without an A-weight filter applied.

Signal-to-(Total Harmonic Distortion + Noise) [S/(THD+N)]

The ratio of the root-mean-square (rms) value of the fundamental input signal to the rms sum of all other spectral components in the pass band, expressed in decibels (dB).

Pass Band

The region of the frequency spectrum unaffected by the attenuation of the digital decimator's filter.

Pass-Band Ripple

The peak-to-peak variation in amplitude response from equalamplitude input signal frequencies within the pass band, expressed in decibels.

Stop Band

The region of the frequency spectrum attenuated by the digital decimator's filter to the degree specified by stop-band attenuation.

Gain Error

With a near full-scale input, the ratio of actual output to expected output, expressed as a percentage.

Interchannel Gain Mismatch

With identical near full-scale inputs, the ratio of outputs of the two stereo channels, expressed in decibels.

Gain Drift

Change in response to a near full-scale input with a change in temperature, expressed as parts-per-million (ppm) per °C.

Crosstalk (EIAJ Method)

Ratio of response on one channel with a grounded input to a full-scale 1 kHz sine wave input on the other channel, expressed in decibels.

Power Supply Rejection

With no analog input, signal present at the output when a 300 mV p-p signal is applied to power supply pins, expressed in decibels of full scale.

Group Delay

Intuitively, the time interval required for an input pulse to appear at the converter's output, expressed in microseconds (µs). More precisely, the derivative of radian phase with respect to radian frequency at a given frequency.

Group Delay Variation

The difference in group delays at different input frequencies. Specified as the difference between largest and the smallest group delays in the pass band, expressed in microseconds (µs).

ACRONYMS

ADC—Analog-to-Digital Converter.

DAC—Digital-to-Analog Converter.

DSP—Digital Signal Processor.

IMCLK—Internal Master Clock Signal used to clock the ADC and DAC engines.

MCLK—External Master Clock Signal applied to the AD1837A.

FUNCTIONAL OVERVIEW ADCs

There are two ADC channels in the AD1837A, configured as a stereo pair. Each ADC has fully differential inputs. The ADC section can operate at a sample rate of up to 96 kHz. The ADCs include on-board digital decimation filters with 120 dB stop-band attenuation and linear phase response, operating at an oversampling ratio of 128 (for 48 kHz operation) or 64 (for 96 kHz operation).

ADC peak level information for each ADC may be read from the ADC Peak 0 and ADC Peak 1 registers. The data is supplied as a 6-bit word with a maximum range of 0 dB to -63 dB and a resolution of 1 dB. The registers will hold peak information until read; after reading, the registers are reset so that new peak information can be acquired. Refer to the register description for details on the format. The two ADC channels have a common serial bit clock and a left-right framing clock. The clock signals are all synchronous with the sample rate.

The ADC digital pins, ABCLK and ALRCLK, can be set to operate as inputs or outputs by connecting the \overline{M}/S pin to ODVDD or DGND, respectively. When the pins are set as outputs, the AD1837A will generate the timing signals. When the pins are set as inputs, the timing must be generated by the external audio controller.

DACs

The AD1837A has eight DAC channels arranged as four independent stereo pairs, with eight single-ended analog outputs for improved noise and distortion performance. Each channel has its own independently programmable attenuator, adjustable in 1024 linear steps. Digital inputs are supplied through four serial data input pins (one for each stereo pair) and a common frame (DLRCLK) and bit (DBLCK) clock. Alternatively, one of the packed data modes may be used to access all eight channels on a single TDM data pin. A stereo replicate feature is included where the DAC data sent to the first DAC pair is also sent to the other DACs in the part. The AD1837A can accept DAC data at a sample rate of 192 kHz on DAC 1 only. The stereo replicate feature can then be used to copy the audio data to the other DACs.

Each of the output pins sits at a dc level of V_{REF} and swings $\pm 1.4~V$ for a 0 dB digital input signal. A single op amp third-order external low-pass filter is recommended to remove high frequency noise present on the output pins. Note that the use of op amps with low slew rate or low bandwidth may cause high frequency noise and tones to fold down into the audio band; care should be exercised in selecting these components.

The FILTD pin should be connected to an external grounded capacitor. This pin is used to reduce the noise of the internal DAC bias circuitry, thereby reducing the DAC output noise. In some cases, this capacitor may be eliminated with little affect on performance.

DAC and ADC Coding

Downloaded from Elcodis.com electronic components distributor

The DAC and ADC output data stream is in a twos complement encoded format. The word width can be selected from 16 bit, 20 bit, or 24 bit. The coding scheme is detailed in Table I.

Table I. Coding Scheme

Code	Level
0111 11111	+FS
0000 00000	0 (Ref Level)
1000 00000	-FS

AD1837A CLOCKING SCHEME

By default, the AD1837A requires an MCLK signal that is 256 times the required sample frequency up to a maximum of 12.288 MHz. The AD1837A uses a clock scaler to double the clock frequency for internal use. The default setting of the clock scaler is multiply by two. The clock scaler can also be set to multiply by 1 (bypass) or multiply by 2/3. The internal MCLK signal, IMCLK, should not exceed 24.576 MHz in order to ensure correct operation.

The MCLK of the AD1837A should remain constant during normal operation of the DAC and ADC. If it is required to change the MCLK rate, the AD1837A should be reset. Additionally, if MCLK scaler needs to be modified so that the IMCLK does not exceed 24.576 MHz, this should be done during the internal reset phase of the AD1837A by programming the bits in the first 3072 MCLK periods following the reset.

Selecting DAC Sampling Rate

The AD1837A DAC engine has a programmable interpolator that allows the user to select different interpolation rates based on the required sample rate and MCLK value available. Table II shows the settings required for sample rates based on a fixed MCLK of 12.288 MHz.

Table II. DAC Sample Rate Settings

Sample Rate	Interpolator Rate	DAC Control 1 Register
48 kHz	8x	0000000xxxxxxxx00
96 kHz	4x	000000xxxxxxxx01
192 kHz	2x	000000xxxxxxxx

Selecting an ADC Sample Rate

The AD1837A ADC engine has a programmable decimator that allows the user to select the sample rate based on the MCLK value. By default, the output sample rate is IMCLK/512. To achieve a sample rate of IMCLK/256, the sample rate bit in the ADC Control 1 register should be set as shown in Table III.

Table III. ADC Sample Rate Settings

Sample Rate	ADC Control 1 Register
IMCLK/512	1100000xx0xxxxxx (48 kHz)
IMCLK/256	1100000xx1xxxxxx (96 kHz)

To maintain the highest performance possible, it is recommended that the clock jitter of the master clock signal be limited to less than 300 ps rms, measured using the edge-to-edge technique. Even at these levels, extra noise or tones may appear in the




Figure 2. Modulator Clocking Scheme




Figure 3. Format of SPI Timing

DAC outputs if the jitter spectrum contains large spectral peaks. It is highly recommended that the master clock be generated by an independent crystal oscillator. In addition, it is especially important that the clock signal not be passed through an FPGA or other large digital chip before being applied to the AD1837A. In most cases, this will induce clock jitter due to the fact that the clock signal is sharing common power and ground connections with other unrelated digital output signals.

Power-Down and RESET

 $\overline{PD/RST}$ powers down the chip and sets the control registers to their default settings. After $\overline{PD/RST}$ is de-asserted, an initialization routine runs inside the AD1837A to clear all memories to zero. This initialization lasts for approximately 20 LRCLK intervals. During this time, it is recommended that no SPI writes occur.

Power Supply and Voltage Reference

The AD1837A is designed for 5 V supplies. Separate power supply pins are provided for the analog and digital sections. These pins should be bypassed with 100 nF ceramic chip capacitors, as close to the pins as possible, to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least 22 μ F should also be provided on the same PC board as the codec. For critical applications, improved performance will be obtained with separate supplies for the analog and digital sections. If this is not possible, it is recommended that the analog and digital supplies be isolated by

means of two ferrite beads in series with the bypass capacitor of each supply. It is important that the analog supply be as clean as possible.

The internal voltage reference is brought out on the FILTR pin and should be bypassed as close as possible to the chip, with a parallel combination of 10 μF and 100 nF. The reference voltage may be used to bias external op amps to the common-mode voltage of the analog input and output signal pins. The current drawn from the V_{REF} pin should be limited to less than 50 μA .

Serial Control Port

The AD1837A has an SPI compatible control port to permit programming the internal control registers for the ADCs and DACs and for reading the ADC signal levels from the internal peak detectors. The SPI control port is a 4-wire serial control port. The format is similar to the Motorola SPI format except the input data-word is 16 bits wide. The maximum serial bit clock frequency is 12.5 MHz and may be completely asynchronous to the sample rate of the ADCs and DACs. Figure 3 shows the format of the SPI signal.

Serial Data Ports—Data Format

The ADC serial data output mode defaults to the popular I²S format, where the data is delayed by one BCLK interval from the edge of the LRCLK. By changing Bits 6 to 8 in ADC

Control Register 2, the serial mode can be changed to rightjustified (RJ), left-justified DSP (DSP), or left-justified (LJ). In the RJ mode, it is necessary to set Bits 4 and 5 to define the width of the data-word.

The DAC serial data input mode defaults to I²S. By changing Bits 5, 6, and 7 in DAC Control Register 1, the mode can be changed to RJ, DSP, LJ, Packed Mode 1, or Packed Mode 2. The word width defaults to 24 bits but can be changed by reprogramming Bits 3 and 4 in DAC Control Register 1.

Packed Modes


The AD1837A packed mode allows a DSP or other controller to write to all DACs and read all ADCs using one input data pin and one output data pin. Packed Mode 256 refers to the number of BCLKs in each frame. The LRCLK is low while data from a left channel DAC or ADC is on the data pin and high while data from a right channel DAC or ADC is on the data pin. DAC data is applied on the DSDATA1 pin, and ADC data is available on the ASDATA pin. Figures 7 to 10 show the timing for the packed mode. Packed mode is available for 48 kHz and 96 kHz.

Auxiliary (TDM) Mode

A special auxiliary mode is provided to allow three external stereo ADCs to be interfaced to the AD1837A to provide 8-in/8-out operation. In addition, this mode supports glueless interface to a single SHARC® DSP serial port, allowing a SHARC DSP to access all eight channels of analog I/O. In this special mode, many pins are redefined; see Table IV for a list of redefined pins.

The auxiliary and the TDM interfaces are independently configurable to operate as masters or slaves. When the auxiliary interface is set as a master, by programming the Auxiliary Mode bit in ADC Control Register 2, AUXLRCLK and AUXBCLK are generated by the AD1837A. When the auxiliary interface is set as a slave, AUXLRCLK and AUXBCLK need to be generated by an external ADC, as shown in Figure 13.

The TDM interface can be set to operate as a master or slave by connecting the \overline{M}/S pin to DGND or ODVDD, respectively. In master mode, the FSTDM and BCLK signals are outputs generated by the AD1837A. In slave mode, FSTDM and BCLK are inputs and should be generated by the SHARC. Both 48 kHz and 96 kHz operations are available (based on a 12.288 MHz or 24.576 MHz MCLK) in this mode.



2. LRCLK NORMALLY OPERATES AT f_S EXCEPT FOR DSP MODE, WHICH IS 2 imes f_S .

3. BCLK FREQUENCY IS NORMALLY $64 \times \text{LRCLK}$ BUT MAY BE OPERATED IN BURST MODE.

Figure 4. Stereo Serial Modes




Figure 5. ADC Serial Mode Timing




Figure 6. DAC Serial Mode Timing




Figure 7a. ADC Packed Mode 128




Figure 7b. ADC Packed Mode 256




Figure 8a. DAC Packed Mode 128




Figure 8b. DAC Packed Mode 256

REV. A -15-




Figure 9. ADC Packed Mode Timing





Figure 10. DAC Packed Mode Timing

Table IV. Pin Function Changes in Auxiliary Mode

Pin Name	I ² S Mode	Auxiliary Mode
ASDATA (O)	I ² S Data Out, Internal ADC	TDM Data Out to SHARC.
DSDATA1 (I)	I ² S Data In, Internal DAC1	TDM Data In from SHARC.
DSDATA2 (I)/AAUXDATA1 (I)	I ² S Data In, Internal DAC2	AUX-I ² S Data In 1 (from External ADC).
DSDATA3 (I)/AAUXDATA2 (I)	I ² S Data In, Internal DAC3	AUX-I ² S Data In 2 (from External ADC).
DSDATA4 (I)/AAUXDATA3 (I)	I ² S Data In, Internal DAC4	AUX-I ² S Data In 3 (from External ADC).
ALRCLK (O)	LRCLK for ADC	TDM Frame Sync Out to SHARC (FSTDM).
ABCLK (O)	BCLK for ADC	TDM BCLK Out to SHARC.
DLRCLK (I)/AUXLRCLK (I/O)	LRCLK In/Out Internal DACs	AUX LRCLK In/Out. Driven by external LRCLK from
		ADC in slave mode. In master mode, driven by
		MCLK/512.
DBCLK (I)/AUXBCLK (I/O)	BCLK In/Out Internal DACs	AUX BCLK In/Out. Driven by external BCLK from ADC
		in slave mode. In master mode, driven by MCLK/8.



AUX BCLK FREQUENCY IS 64 \times FRAME RATE; TDM BCLK FREQUENCY IS 256 \times FRAME RATE.

Figure 11. Auxiliary Mode Timing




Figure 12. Auxiliary Mode Connection (Master Mode) to SHARC




Figure 13. Auxiliary Mode Connection (Slave Mode) to SHARC

CONTROL/STATUS REGISTERS

The AD1837A has 15 control registers, 13 of which are used to set the operating mode of the part. The other two registers, ADC Peak 0 and ADC Peak 1, are read-only and should not be programmed. Each of the registers is 10 bits wide with the exception of the ADC peak reading registers which are six bits wide. Writing to a control register requires a 16-bit data frame to be transmitted. Bits 15 to 12 are the address bits of the required register. Bit 11 is a read/write bit. Bit 10 is reserved and should always be programmed to 0. Bits 9 to 0 contain the 10-bit value that is to be written to the register or, in the case of a read operation, the 10-bit register contents. Figure 3 shows the format of the SPI read and write operation.

DAC CONTROL REGISTERS

The AD1837A register map has 10 registers that control the functionality of the DAC section of the part. The function of the bits in these registers is discussed in the following sections.

Sample Rate

These bits control the sample rate of the DACs. Based on a 24.576 MHz IMCLK, sample rates of 48 kHz, 96 kHz, and 192 kHz are available. The MCLK scaling bits in ADC Control 3 should be programmed appropriately, based on the master clock frequency.

Power-Down/Reset

This bit controls the power-down status of the DAC section. By default, normal mode is selected, but by setting this bit, the digital section of the DAC stage can be put into a low power mode, thus reducing the digital current. The analog output section of the DAC stage is not powered down.

DAC Data-Word Width

These two bits set the word width of the DAC data. Compact disc (CD) compatibility may require 16 bits, but many modern digital audio formats require 24-bit sample resolution.

DAC Data Format

The AD1837A serial data interface can be configured to be compatible with a choice of popular interface formats including I²S, LJ, RJ, or DSP modes. Details of these interface modes are given in the Serial Data Port section of this data sheet.

De-emphasis

The AD1837A provides built-in de-emphasis filtering for the three standard sample rates of 32.0 kHz, 44.1 kHz, and 48 kHz.

Mute DAC

Each of the eight DACs in the AD1837A has its own independent mute control. Setting the appropriate bit mutes the DAC output. The AD1837A uses a clickless mute function that attenuates the output to approximately –100 dB over a number of cycles.

Stereo Replicate

Setting this bit copies the digital data sent to the stereo pair DAC1 to the three other stereo DACs in the system. This allows all four stereo DACs to be driven by one digital data stream. Note that in this mode, DAC data sent to the other DACs is ignored.

DAC Volume Control

Each DAC in the AD1837A has its own independent volume control. The volume of each DAC can be adjusted in 1024 linear steps by programming the appropriate register. The default value for this register is 1023, which provides no attenuation, i.e., full volume.

ADC CONTROL REGISTERS

The AD1837A register map has five registers that are used to control the functionality and read the status of the ADCs. The function of the bits in each of these registers is discussed in the following sections.

ADC Peak Level

These two registers store the peak ADC result from each channel when the ADC peak readback function is enabled. The peak result is stored as a 6-bit number from 0 dB to -63 dB in 1 dB steps. The value contained in the register is reset once it has been read, allowing for continuous level adjustment as required. Note that the ADC peak level registers use the 6 MSB in the register to store the results.

Sample Rate

This bit controls the sample rate of the ADCs. Based on a 24.576 MHz IMCLK, sample rates of 48 kHz and 96 kHz are available. The MCLK scaling bits in ADC Control Register 3 should be programmed appropriately based on the master clock frequency.

ADC Power-Down

This bit controls the power-down status of the ADC section and operates in a similar manner to the DAC power-down.

High-Pass Filter

The ADC signal path has a digital high-pass filter. Enabling this filter removes the effect of any dc offset in the analog input signal from the digital output codes.

ADC Data-Word Width

These two bits set the word width of the ADC data.

ADC Data Format

The AD1837A serial data interface can be configured to be compatible with a choice of popular interface formats, including I²S, LJ, RJ, or DSP modes.

Master/Slave Auxiliary Mode

When the AD1837A is operating in the auxiliary mode, the auxiliary ADC control pins, AUXBCLK and AUXLRCLK, that connect to the external ADCs, can be set to operate as a master or slave. If the pins are set in slave mode, one of the external ADCs should provide the LRCLK and BCLK signals.

ADC Peak Readback

Setting this bit enables ADC peak reading. See the ADCs section for more information.

REV. A -19-

Table V. Control Register Map

Register Address	Register Name	Description	Type	Width	Reset Setting (Hex)
0000	DACCTRL1	DAC Control 1	R/W	10	000
0001	DACCTRL2	DAC Control 2	R/\overline{W}	10	000
0010	DACVOL1	DAC Volume—Left 1	R/\overline{W}	10	3FF
0011	DACVOL2	DAC Volume—Right 1	R/\overline{W}	10	3FF
0100	DACVOL3	DAC Volume—Left 2	R/\overline{W}	10	3FF
0101	DACVOL4	DAC Volume—Right 2	R/\overline{W}	10	3FF
0110	DACVOL5	DAC Volume—Left 3	R/\overline{W}	10	3FF
0111	DACVOL6	DAC Volume—Right 3	R/\overline{W}	10	3FF
1000	DACVOL7	DAC Volume—Left 4	R/\overline{W}	10	3FF
1001	DACVOL8	DAC Volume—Right 4	R/\overline{W}	10	3FF
1010	ADCPeak0	ADC Left Peak	R	6	000
1011	ADCPeak1	ADC Right Peak	R	6	000
1100	ADCCTRL1	ADC Control 1	R/\overline{W}	10	000
1101	ADCCTRL2	ADC Control 2	R/\overline{W}	10	000
1110	ADCCTRL3	ADC Control 3	R/\overline{W}	10	000
1111	Reserved	Reserved	R/\overline{W}	10	Reserved

Table VI. DAC Control 1

					Function				
Address	R/₩	RES	De-emphasis	DAC Data Format	DAC Data- Word Width	Power-Down Reset	Sample Rate		
15, 14, 13, 12	11	10	9, 8	7, 6, 5	4, 3	2	1, 0		
0000	0	0	00 = None 01 = 44.1 kHz 10 = 32.0 kHz 11 = 48.0 kHz	000 = I ² S 001 = RJ 010 = DSP 011 = LJ 100 = Packed 256 101 = Packed 128 110 = Reserved 111 = Reserved	00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved	0 = Normal 1 = Power-Down	00 = 48 kHz 01 = 96 kHz 10 = 192 kHz 11 = 48 kHz		

Table VII. DAC Control 2

				Function								
				Stereo MUTE DAC								
Address	R/₩	RES	RES	Replicate	OUTR4	OUTL4	OUTR3	OUTL3	OUTR2	OUTL2	OUTR1	OUTL1
15, 14, 13, 12	11	10	9	8	7	6	5	4	3	2	1	0
0001	0	0	0	0 = Off 1 = Replicate	0 = On 1 = Mute							

Table VIII. DAC Volume Control

			Function
Address	R/W	RES	DAC Volume
15, 14, 13, 12	11	10	9, 8, 7, 6, 5, 4, 3, 2, 1, 0
0010 = DACL1 0011 = DACR1 0100 = DACL2 0101 = DACR2 0110 = DACL3 0111 = DACR3 1000 = DACL4 1001 = DACR4	0	0	0000000000 = Mute 0000000001 = 1/1023 0000000010 = 2/1023 1111111110 = 1022/1023 11111111111 = 1023/1023

Table IX. ADC Peak

			Function	n
Address	R/W	RES	Six Data Bits	Four Fixed Bits
15, 14, 13, 12	11	10	9, 8, 7, 6, 5, 4	3, 2, 1, 0
1010 = Left ADC 1011 = Right ADC	1	0	000000 = 0 dBFS 000001 = -1 dBFS 000010 = -2 dBFS	O000 These four bits are always zero.

Table X. ADC Control 1

				Function			
Address	R/W	RES	Reserved	Filter	ADC Power-Down	Sample Rate	Reserved
15, 14, 13, 12	11	10	9	8	7	6	5, 4, 3, 2, 1, 0
1100	0	0	0	0 = All Pass 1 = High-Pass	0 = Normal 1 = Power-Down	0 = 48 kHz 1 = 96 kHz	0, 0, 0, 0, 0, 0 0, 0, 0, 0, 0, 0

Table XI. ADC Control 2

					Function			
	R/\overline{W}		Master/Slave	ADC	ADC Data-		ADC M	IUTE
Address	RES	RES	Aux Mode	Data Format	Word Width	Reserved	Right	Left
15, 14, 13, 12	11	10	9	8, 7, 6	5, 4	3, 2	1	0
1101	0	0	0 = Slave 1 = Master	000 = I ² S 001 = RJ 010 = DSP 011 = LJ 100 = Packed 256 101 = Packed 128 110 = Auxiliary 256 111 = Auxiliary 512	00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved	0, 0	0 = On 1 = Mute	0 = On 1 = Mute

Table XII. ADC Control 3

					Function				
Address	R/W RES	RES	Reserved	IMCLK Clocking Scaling	ADC Peak Readback	DAC Test Mode	ADC Test Mode		
15, 14, 13, 12	11	10	9, 8	7, 6	5	4, 3, 2	1, 0		
1110	0	0	0, 0	00 = MCLK × 2 01 = MCLK 10 = MCLK × 2/3 11 = MCLK × 2	0 = Disabled Peak Readback 1 = Enabled Peak Readback		00 = Normal Mode All others reserved		

REV. A –21–

CASCADE MODE

Dual AD1837A Cascade

The AD1837A can be cascaded to an additional AD1837A, which, in addition to six external stereo ADCs, can be used to create a 32-channel audio system with 16 inputs and 16 outputs. The cascade is designed to connect to a SHARC DSP and operates in a time division multiplexing (TDM) format. Figure 14 shows the connection diagram for cascade operation. The digital interface for both parts must be set to operate in Auxiliary 512 mode by programming ADC Control Register 2. AD1837A No. 1 is set as a master device by connecting the $\overline{\text{M}}/\text{S}$ pin to DGND and AD1837A No.2 is set as a slave device by connecting the $\overline{\text{M}}/\text{S}$ to ODVDD. Both devices should be run from the same MCLK and $\overline{\text{PD}}/\overline{\text{RST}}$ signals to ensure that they are synchronized.

With Device 1 set as a master, it will generate the frame-sync and bit clock signals. These signals are sent to the SHARC and Device 2 ensuring that both know when to send and receive data.

The cascade can be thought of as two 256-bit shift registers, one for each device. At the beginning of a sample interval, the shift registers contain the ADC results from the previous sample interval. The first shift register (Device 1) clocks data into the SHARC and also clocks in data from the second shift register (Device 2). While this is happening, the SHARC is sending DAC data to the second shift register. By the end of the sample interval, all 512 bits of ADC data in the shift registers will have been clocked into the SHARC and been replaced by DAC data, which is subsequently written to the DACs. Figure 15 shows the timing diagram for the cascade operation.




Figure 14. AD1837A Cascade




Figure 15. AD1837A Cascade Timing




Figure 16. Typical ADC Input Filter Circuit





Figure 17. Typical DAC Output Filter Circuit

REV. A –23–

OUTLINE DIMENSIONS

52-Lead Metric Quad Flat Package [MQFP] (S-52-1)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-022-AC.

Revision History

Location	Page
1/04—Data Sheet changed from REV. 0 to REV. A.	
Changes to ORDERING GUIDE	
Deleted Clock Signals section	
Added AD1835A CLOCKING SCHEME section	
Added Table II and Table III and renumbered following tables	
Changes to Auxiliary (TDM Mode) section	
Changes to Figure 5	
Changes to Figure 6	
Added Figures 7a and 8a	
Renumbered Figure 7 and Figure 8 to Figure 7b and Figure 8b	
Changes to Figure 9	
Changes to Table VIII	
Updated OUTLINE DIMENSIONS	

-24-