


PROGRAMMABLE TIMER

- 16 STAGE BINARY COUNTER
- LOW SYMMETR. OUTPUT RESISTANCE, TYPICALLY 100Ω at V_{DD} = 15V
- OSCILLATOR FREQUENCY RANGE : DC to 100KHz
- AUTO OR MASTER RESET DISABLES OSCILLATOR DURING RESET TO REDUCE POWER DISSIPATION
- OPERATES WITH VERY SLOW CLOCK RISE AND FALL TIMES
- BUILT-IN LOW-POWER RC OSCILLATOR
- EXTERNAL CLOCK (applied to pin 3) CAN BE USED INSTEAD OF OSCILLATOR
- OPERATES AS 2ⁿ FREQUENCY DIVIDER OR AS A SINGLE-TRANSITION TIMER
- Q/Q SELECT PROVIDES OUTPUT LOGIC LEVEL FLEXIBILITY
- CAPABLE OF DRIVING SIX LOW POWER TTL LOADS, THREE LOW POWER SCHOTTKY LOADS, OR SIX HTL LOADS OVER THE RATED TEMP. RANGE
- 5V, 10V AND 15V PARAMETRIC RATINGS
- 100% TESTED FOR QUIESCENT CURRENT AT 20V
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"



ORDER CODES


PACKAGE	TUBE	T & R
DIP	HCF4541BEY	
SOP	HCF4541BM1	HCF4541M013TR

DESCRIPTION


The HCF4541B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages.

This device is composed of a 16-stages binary counter, an oscillator controlled by 2 external resistors and a capacitor, an output control logic and an automatic power-on reset circuit. The counter varies on positive-edge clock transition and it can be cleared by the MASTER RESET input. The output from this timer is the Q or \overline{Q} output from the 8th, 13th, or 16th counter stage. The choice of the stage depends on the time

PIN CONNECTION



select inputs A or B (see frequency selection table). The output is available in one of the two modes that can be selected via the MODE input pin 10 (see truth table). The output turns out as a continuos square wave, with a frequency equal to the oscillator frequency divided by 2^N when this MODE input is a logic "1". When it is a logic "0" and after a MASTER RESET is started, and Q output has been selected, the output goes up to a high state after 2 ^{N-1} counts. It remains in that state till another MASTER RESET pulse is apply or the mode input is a logic "1". The process starts by setting the AUTO RESET input (pin 5) to logic **INPUT EQUIVALENT CIRCUIT**




"0" and switching power on. If pin 5 is set to logic "1", the AUTO RESET circuit is not enabled and counting cannot start till a positive MASTER RESET pulse is applied, returning to a low level. The AUTO RESET consumes a remarkable amount of power and should not be used if low power operation is wanted. The frequency of the oscillator depends on the RC network. It can be calculated using the following formula :


where f is between 1KHz and 100KHz and RS \geq 10 K $\Omega\,$ and $\approx \! 2 \; R_{TC}$ PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
12, 13	Α, Β	Time Select Input
4, 11	NC	Not Connected
1, 2	R_{TC}, C_{TC}	External Resistor, Capaci- tor Connection
3	R _S	External Resistor Con- nection or External Clock Input
5	AR	Auto Reset Input
6	MR	Master Reset Input
10	MODE	Mode Select Input
9	Q/Q SELECT	Output Selector
8	Q	Output
7	V _{SS}	Negative Supply Voltage
14	V _{DD}	Positive Supply Voltage

RC OSCILLATOR CIRCUIT



FUNCTIONAL DIAGRAM




FREQUENCY SELECTION TABLE

Α	В	N. of Stages N	Count 2 ^N
L	L	13	8192
L	Н	10	1024
Н	L	8	256
Н	Н	16	65536

TRUTH TABLE

PIN	STATE						
	L	н					
5	Auto Reset On	Auto Reset Disable					
6	Master Reset Off	Master Reset On					
9	Output Initially Low After Reset (Q)	Output Initially <u>H</u> igh After Reset (Q)					
10	Single Transition Mode	Recycle Mode					

LOGIC DIAGRAM



A7/

3/10

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +22	V
VI	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
l	DC Input Current	± 10	mA
PD	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
VI	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

			Test Con	dition		Value							
Symbol	Parameter	v	vo	llol	V _{DD}	Т	T _A = 25°C			85°C	-55 to 125°C		Unit
		(V)	(V)	(μ Α)	A) (V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
١L	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	μA
		0/20			20		0.08	100		3000		3000	
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		V
		0/15		<1	15	14.95			14.95		14.95		
V _{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
	Voltage	10/0		<1	10		0.05			0.05		0.05	V
		15/0		<1	15		0.05			0.05		0.05	
VIH	VIH High Level Input		0.5/4.5	<1	5	3.5			3.5		3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
V _{IL}	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10			3		3		3	V
			13.5/1.5	<1	15			4		4		4	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.55	-3.1		-1.08		-1.08		
	Current	0/5	4.6	<1	5	-5	-10		-3		-4.1		
		0/10	9.5	<1	10	-4	-8		-3.3		-3.3		mA
		0/15	13.5	<1	15	-10	-20		-8.4		-8.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	1.55	3.1		1.08		1.08		
	Current	0/10	0.5	<1	10	4	8		3.3		3.3		mA
		0/15	1.5	<1	15	10	20		8.4		8.4		
I	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μA
Cl	Input Capacitance		Any In	put			5	7.5					pF


The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V

			Test Condition		Value ('	*)	Unit
Symbol	Parameter	V _{DD} (V)		Min.	Тур.	Max.	
(2 ⁸)	Propagation Delay Time	5			3.5	10.5	
t _{PHL} t _{PLH}	(CLOCK to Q)	10			1.25	3.8	μs
		15			0.9	2.9	
(2 ¹⁶)	Propagation Delay Time	5			6	18	
t _{PHL} t _{PLH}	(CLOCK to Q)	10			3.5	10	μs
		15			2.5	7.5	
t _{THL}	Transition Time	5			100	200	
		10			50	100	ns
		15			40	80	
t _{TLH}	Transition Time	5			180	360	
		10			90	180	ns
		15			65	130	
	Master Reset, Clock Pulse	5		900	300		
	Width	10		300	100		ns
		15		225	85		
f _{CL}	Maximum Clock Pulse	5			1.5		
	Input Frequency	10			4		MHz
		15			6]
t _{r,} t _f	Maximum Clock Pulse	5					
	Input Rise or Fall Time	10		l	Jnlimite	d	μs
		15					

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $C_{L} = 50pF$, $R_{L} = 200K\Omega$, $t_{r} = t_{f} = 20 \text{ ns}$)

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C.


DIGITAL TIMER APPLICATION



A positive MASTER RESET pulse clears the counter and latch. The Output goes high and keeps up till the number of pulses, selected by A and B, are counted. This circuit is retriggerable and is as accurate as the input frequency. If a

more accurate circuit is desired, an external clock can be used on pin 3. A set-up time equal to the width of the one shot output is required immediately following initial power up, during which time the output will be high

TEST CIRCUIT




 $\begin{array}{l} C_L = 50 p F \mbox{ or equivalent (includes jig and probe capacitance)} \\ R_L = 200 K \Omega \\ R_T = Z_{OUT} \mbox{ of pulse generator (typically 50 \Omega)} \end{array}$




Г

	Plastic DIP-14 MECHANICAL DATA								
DIM		mm.							
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
a1	0.51			0.020					
В	1.39		1.65	0.055		0.065			
b		0.5			0.020				
b1		0.25			0.010				
D			20			0.787			
E		8.5			0.335				
е		2.54			0.100				
e3		15.24			0.600				
F			7.1			0.280			
I			5.1			0.201			
L		3.3			0.130				
Z	1.27		2.54	0.050		0.100			



DIM.		mm.		inch					
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			1.75			0.068			
a1	0.1		0.2	0.003		0.007			
a2			1.65			0.064			
b	0.35		0.46	0.013		0.018			
b1	0.19		0.25	0.007		0.010			
С		0.5			0.019				
c1			45°	(typ.)					
D	8.55		8.75	0.336		0.344			
Е	5.8		6.2	0.228		0.244			
е		1.27			0.050				
e3		7.62			0.300				
F	3.8		4.0	0.149		0.157			
G	4.6		5.3	0.181		0.208			
L	0.5		1.27	0.019		0.050			
Μ			0.68			0.026			



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

10/10

57