


# Zilog

Z08470 Customer  
Procurement Spec (CPS)

**GENERAL DESCRIPTION**

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel, multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-parallel, parallel-to-serial converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.



40-Pin Dual-In-Line Package (DIP),  
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.  
Copyright 1986 by Zilog, Inc.  
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008  
Telephone (408)370-8000 TWX 910-338-7621

00-2847-01

(MARCOM) DC2847 DOCUMENT CONTROL  
MASTER

**DC CHARACTERISTICS**


Symbol	Parameter	Min	Max	Unit	Test Conditions
V <sub>IC</sub>	Quasi Input Low Voltage	-0.2*	+0.45*	V	
V <sub>IC</sub>	Quasi Input High Voltage	V <sub>CC</sub> -0.8*	+5.5*	V	
V <sub>IL</sub>	Input Low Voltage	-0.2*	+0.8*	V	
V <sub>IH</sub>	Input High Voltage	+2.0*	+5.5*	V	
V <sub>OL</sub>	Output Low Voltage	+0.45*	+0.45*	V	
V <sub>OH</sub>	Output High Voltage	+2.4*	V	V	V <sub>CC</sub> = 2.0V
I <sub>OL</sub>	Output-Drive Output Leakage Current	-10*	+10*	µA	V <sub>OH</sub> = -20µA
I <sub>OH</sub>	Input-Drive Output Leakage Current	-40*	+10*	µA	0.4 < V <sub>IC</sub> < 2.4V
I <sub>CC</sub>	Power Supply Current		100*	mA	0.4 < V <sub>IC</sub> < 2.4V

\* V<sub>CC</sub> = 2.0V, I<sub>CC</sub> = 100 µA  
 a Tested  
 b Guaranteed by Design  
 c Guaranteed by Characterization

**AC CHARACTERISTICS\***

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>DC</sub>	Clock Cycle Time	250*	4000*	165*	4000*
2	T <sub>HCH</sub>	Clock Width (High)	105*	2000*	70*	2000*
3	T <sub>HC</sub>	Clock Fall Time		30*		15*
4	T <sub>CC</sub>	Clock Rise Time		30*		15*
5	T <sub>CH</sub>	Clock Width (Low)	105*	2000*	70*	2000*
6	T <sub>ANDQ</sub>	CE, C <sub>EN</sub> to Q <sub>1</sub> Delay	145*		80*	
7	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Delay	115*		80*	
8	T <sub>ANDQ</sub>	Q <sub>2</sub> to Q <sub>3</sub> Delay		220*		150*
9	T <sub>ANDQ</sub>	Data In to Q <sub>1</sub> Delay (Setup or Hold Cycle)	50*		30*	
10	T <sub>ANDQ</sub>	Q <sub>1</sub> to Data Out Delay		110*		90*
11	T <sub>ANDQ</sub>	Q <sub>2</sub> to Data Out Delay (TRACK Cycle)		160*		100*
12	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Setup Time	90*		75*	
13	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Hold Time (TRACK Cycle)	140*		120*	
14	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Delay (Setup or Hold Cycle)	180*		160*	
15	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Delay (later ED decodes)	100*		70*	
16	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>3</sub> Delay	100*		70*	
17	T <sub>ANDQ</sub>	Q <sub>2</sub> to Q <sub>3</sub> Delay	200*		150*	
18	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay (Ready Mode)	210*		175*	
19	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay (Ready Mode)	120*		100*	
20	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay (Ready Mode)	130*		110*	

\* Unless otherwise noted  
 a Tested  
 b Guaranteed by Design  
 c Guaranteed by Characterization



**AC CHARACTERISTICS (Continued)**

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T <sub>WH</sub>	Pulse Width (High)	200*	200*		
2	T <sub>WL</sub>	Pulse Width (Low)	200*	200*		
3	T <sub>CH</sub>	Q <sub>1</sub> Cycle Time	400*	300*	300*	300*
4	T <sub>WL</sub>	Q <sub>1</sub> Width (Low)	180*	100*	100*	100*
5	T <sub>WH</sub>	Q <sub>1</sub> Width (High)	180*	100*	100*	100*
6	T <sub>ANDQ</sub>	Q <sub>1</sub> to Q <sub>2</sub> Delay	300*		220*	
7	T <sub>ANDQ</sub>	Q <sub>2</sub> to Q <sub>3</sub> Delay (Ready Mode)	5*	9*	5*	9*
8	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay	5*	9*	5*	9*
9	T <sub>CH</sub>	Q <sub>1</sub> Cycle Time	400*	300*	300*	300*
10	T <sub>WH</sub>	Q <sub>1</sub> Width (High)	180*	100*	100*	100*
11	T <sub>WH</sub>	Q <sub>2</sub> Width (High)	180*	100*	100*	100*
12	T <sub>ANDQ</sub>	Q <sub>2</sub> to Q <sub>3</sub> Setup Time (Ready Mode)	0*	0*	0*	0*
13	T <sub>ANDQ</sub>	Q <sub>2</sub> Hold Time (Ready Mode)	140*	100*		
14	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay (Ready Mode)	10*	13*	10*	13*
15	T <sub>ANDQ</sub>	Q <sub>3</sub> to Q <sub>4</sub> Delay	10*	13*	10*	13*

\* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.  
 1 Units equal to System Clock Period.  
 2 Units in nanoseconds (ns)  
 a Tested  
 b Guaranteed by Design  
 c Guaranteed by Characterization