

# AM35x SOM-M2 Hardware Specification

Hardware Documentation

Logic PD // Products Published: November 2009 Last revised: July 2010

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic Product Development Company (collectively "Logic PD's Proprietary Information"). Logic PD's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic Product Development Company.

Logic Product Development Company makes no representation or warranties of any nature or kind regarding Logic PD's Proprietary Information or any products offered by Logic Product Development Company. Logic PD's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic Product Development Company, if any, with respect to any products described in this document are set forth in such license or agreement. Logic Product Development Company shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic Product Development Company may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic PD's Proprietary Information and products described in this document (collectively "Logic PD's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic PD's Intellectual Property, this document and the information contained therein does not create any license to Logic PD's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2010, Logic Product Development Company. All Rights Reserved.

PN 1014249 Rev A Logic Product Development Company, All Rights Reserved

Revision	History
----------	---------

REV	EDITOR	REVISION DESCRIPTION	Schematic PN & REV	APPROVAL	DATE
1	СМ	Initial Release	1013603 Rev B	JCA	10/04/09
2	JCA	Beta Release	1013603 Rev B	JCA	11/04/09
3	СМ	-Section 3.2: Updated DC Main Battery Active Current measurement and clarified note explaining the conditions of that measurement; Added note 4 regarding the 802.11 measurements; -Section 6.3: Changed J3.36 to RFU from NAND_nCS; Changed voltages for J3.35 and J3.37 to 1.8V from 3.3V or 1.8V; Changed J3.39 to UART_DBG from RFU; Changed J3.41 to BT_DBG from RFU; Changed J3.46 to NAND_SEL from RFU -Minor grammatical edits throughout	1014320 Rev A	NJK	02/18/10
4	JCA	-Added Sections 2.3.4 & 2.3.5 to point to the Appendices for mechanical drawings -Added Example Retention Methods mechanical drawings -Section 3.10.2: Corrected number of McBSPs available on the SOM to four since McBSP5 is used by the uP_HSBUSB signal.	1014320 Rev A	JCA	04/02/10
5	JCA	-Section 3.6 & 3.7: Updated MAC address sticker information; -Section 3.7.1: Added note about FM interface; -Section 4.5.1.1: Corrected supported voltage range for MAIN_BATT_IN input; -Section 6.2 pins J2.49–52: Updated voltage and signal descriptions for MAIN_BATT_IN	1014320 Rev A	СМ	05/27/10
	JCA,	Official Release -Added FCC Certification language throughout; -Added 802.11n protocol throughout; -Changed AM3517 microprocessor core to 600 MHz per TI spec; -Section 2.3.1: Updated height for wireless configuration; Updated weight for standard configuration SOM; -Section 2.3.3: Added antenna note pertaining to FCC guidelines; -Section 2.4: Added Industrial Temp range and note that Industrial Temp models do not include Wi-Fi/BT; -Section 3.1: Added USB0 and USB1 voltage parameters; -Section 3.2: Updated Note 3 to indicate the Main Battery Active Current was measured using a fully-populated SOM and the LCD current was not included in the measurement; Added USB0 and USB1 voltage parameters; Added 802.11n parameters. -Added Section 3.7.1: 2.4GHz Antenna Information; -Added Section 3.7.1: 2.4GHz Antenna Information; -Added Section 3.7.2: Wireless Software Requirements; -Section 6.1: Throughout, updates to clarify signal descriptions; J1.37 added microprocessor; -Section 6.1: Throughout, updates to clarify signal descriptions; J1.37 added clarification to Note 1 that all IO pins must be set to same voltage; -Section 6.2: Throughout, updates to clarify signal descriptions; J2.57 &J2.63 signal descriptions were reversed for Ethernet activity and speed LEDs, this has been corrected; J2.84 description mistakenly called out McBSP1 instead of McBSP2; Specified or changed IO direction on J2.17, 34, 36, 38, 40, 42, 44, 46, 72, 78, 81, 82, 84-86, 88; Added clarification to Note 1 that all IO pins must be set to same voltage; -Section 6.3: Throughout, updates to clarify signal descriptions; J3.16 changed direction to Input and updated description; J3.26 description mistakenly called out McBSP4 instead of McBSP3; J3.47 changed direction to Output, voltage to 3.3V, and updated description; J3.26 description mistakenly called out McBSP4 instead of McBSP3; J3.47 changed direction to Output, voltage to 3.3V, and updated description; J3.26 description mistakenly called out McBSP4 instead of McBSP3	1015592		
А	NJK	-Added mechanical drawing for AM35x SOM-M2 with wireless	Rev A	NJK	07/22/10

Please check <u>www.logicpd.com</u> for the latest revision of this specification and other documents.

#### **FCC Certification**

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Any changes or modifications not expressly approved by Logic PD could void the user's authority to use this device.

See Application Note 447 for FCC guidelines pertaining to use of this device in end products.

**NOTE:** This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed t o provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

-Reorient or relocate the receiving antenna.

-Increase the separation between the equipment and receiver.

-Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.

-Consult the dealer or an experienced radio/TV technician for help.

# **Table of Contents**

1 Int	roduction	. 1
1.1	Product Overview	. 1
1.2	Abbreviations, Acronyms, & Definitions	. 1
1.3	Nomenclature	
1.4	Scope of Document	
1.5	Additional Documentation Resources	
-	inctional Specification	
2.1	Microprocessor	
	1.1 AM35x Microprocessor	
	1.2 AM35x Microprocessor Block Diagram	
2.2		
2.2		
2.3	Mechanical Specifications	
2.3	·	0. 6
2.3		
2.3		
2.3		
2.3		
2.4		
	ectrical Specification	. / 
3.1	Absolute Power Maximum Ratings	
3.2	Recommended Power Operating Conditions	. U 
3.2	Clocks	
3.4	Memory	
3.4		
3.4		
3.4		
3.4		
3.5		
3.6	10/100 Ethernet PHY	
3.7		
3.7		
3.7		
	7.3 FM Interface	
3.8	Display Interface	
3.9	Video Processing Front End	
3.9	0	
	Serial Interfaces	
	10.1 CAN Controller	
	10.2 McBSP	
	10.2 MCDSF	
	10.4 McSPI	
	10.5 I2C	
	3.10.5.1 I2C1	
	USB Interface	
	ADC/Touch Interface	
	Real Time Clock (RTC)	
3.13		
3.14		
	Expansion/Feature Options	
	expansion/realure Options	
4.1	Custom Configuration	
4.2	Resets	
7.6		• 1

4.2.1 Master Reset (RESPWRONn)—Reset Input	
4.2.2 SOM-M2 Reset (RESOUTn)—Reset Output	
4.2.3 SOM-M2 Reset (uP_RESWARMn)—Reset Input/Output	
4.3 Interrupts	
4.4 JTAG Debugger Interface	
4.5 Power Management	
4.5.1 System Power Supplies	
4.5.1.1 MAIN_BATT_IN	
4.5.1.2 VRTC_IN	
4.5.2 Dual Voltage I/O	
4.5.3 System Power Management	
4.5.4 System Power Sequencing	
4.6 ESD Considerations	
5 Memory & I/O Mapping	21
6 Pin Descriptions & Functions	
6.1 J1 Connector 100-Pin Descriptions	
6.2 J2 Connector 100-Pin Descriptions	
6.3 J3 Connector 100-Pin Descriptions	30
Appendix A: AM35x SOM-M2 Mechanical Drawing (with Wireless)	37
Appendix B: AM35x SOM-M2 Mechanical Drawing (without Wireless)	39
Appendix C: Example AM35x SOM-M2 Retention Methods	41

# **Table of Figures**

Figure 2.1: AM35x Microprocessor Block Diagram	5
Figure 2.2: AM35x SOM-M2 Block Diagram	
Table 2.1: Board-to-Board Socket Connectors Manufacturer Information	7
Table 2.2: Wireless Antenna Cable Manufacturer Information	7
Table 3.1: AM3517Microprocessor Clocks	9
Table 3.2: I2C1 Bus Devices & Addresses	. 14
Table 3.3: Boot Strap Options	. 15
Table 5.1: Chip Select Signals	. 21

# 1 Introduction

#### 1.1 **Product Overview**

The AM35x System on Module (SOM) is a compact, product-ready hardware and software solution that fast forwards embedded designs. Based on Texas Instruments' Sitara AM35x microprocessor and designed in the SOM-M2 form factor, the AM35x SOM-M2 offers essential features for handheld and embedded networking applications.

The SOM-M2 is an off-the-shelf solution that allows customers to focus on their high-value core technologies. The standard SOM-M2 form factor allows developers to reuse existing baseboard designs when upgrading to new AM processors, which extends roadmap possibilities for their end-product. By starting with the corresponding AM3517 EVM or eXperimenter Development Kit, engineers can write application software on the same hardware that will be used in the final product.

The AM35x SOM-M2 is ideal for medical patient monitoring wearables and other portable instrumentation applications. The AM3517 includes an SGX530 graphics accelerator and multiple communication ports, including Bluetooth, wireless 802.11b/g/n, and wired 10/100 Ethernet. For commercial signage, medical imaging, avionics, and industrial displays, the AM3517 SOM-M2 allows for powerful versatility, long-life, and greener products.

## 1.2 Abbreviations, Acronyms, & Definitions

ADC	Analog to Digital Converter
BSP	Board Support Package
BTB	Board-to-Board
DDR	Double Data Rate (RAM)
DMA	Direct Memory Access
ESD	Electrostatic Discharge
FIFO	First In First Out
GPIO	General Purpose Input Output
GPMC	General Purpose Memory Controller
GPO	General Purpose Output
HECC	High End CAN Controller
I2C	Inter-Integrated Circuit
12S	Inter-Integrated Circuit Sound
IDC	Insulation Displacement Connector
IC	Integrated Circuit
I/O	Input/Output
IRQ	Interrupt Request
LCD	Liquid Crystal Display
LDO	Low Dropout (Regulator)
McBSP	Multi-channel Buffered Serial Port
OTG	On-the-Go (USB)
PCB	Printed Circuit Board
PCMCIA	Personal Computer Memory Card International Association (PC Cards)
PHY	Physical Layer
PLL	Phase Lock Loop
PWM	Pulse Width Modulation
RTC	Real Time Clock
SCC	Standard CAN Controller
SDIO	Secure Digital Input Output

SDRAM	Synchronous Dynamic Random Access Memory
SCCB	Serial Camera Control Bus
SOM	System on Module
SOM-M2	SOM form factor type
SSP	Synchronous Serial Port
SPI	Standard Programming Interface
STN	Super-Twisted Nematic (LCD)
TFT	Thin Film Transistor (LCD)
TI	Texas Instruments
TLB	Translation Look-Aside Buffer
TSC	Touch Screen Controller
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receive Transmit

## 1.3 Nomenclature

- The terms "SOM" and "SOM-M2" are used interchangeably throughout this document and can be assumed to mean the same thing within this text. The SOM-M2 is a specific form factor type of Logic PD's SOM.
- Within this document, AM35x is used to denote the AM3505 and AM3517 microprocessors; where differences between microprocessor features occur, the specific microprocessor name is used.

# 1.4 Scope of Document

This Hardware Specification is unique to the design and use of the AM3517 SOM-M2 as designed by Logic PD and does not intend to include information outside of that scope. Detailed information about the Texas Instruments (TI) AM3517 microprocessor or any other device component on the SOM can be found in their respective manuals and specification documents; please see Section 1.5 for additional resources.

# 1.5 Additional Documentation Resources

The following documents or documentation resources are referenced within this Hardware Specification.

- TI's AM3517/05 ARM Microprocessor Datasheet, Technical Reference Manual, User Guides, Application Notes, White Papers, and Errata <u>http://www.ti.com/am3517</u>
- TI's TPS65023 Datasheet <u>http://focus.ti.com/docs/prod/folders/print/tps65023.html</u>
- TI's TSC2004 Datasheet <u>http://focus.ti.com/docs/prod/folders/print/tsc2004.html</u>
- ARM Cortex-A8 Technical Reference Manual <u>http://infocenter.arm.com/help/index.jsp</u>.
- USB 2.0 Specification, available from USB.org <u>http://www.usb.org/developers/docs/</u>
- U-Boot documentation <u>http://www.denx.de/wiki/U-Boot/WebHome</u>
- Logic PD AM3517 SOM-M2 BOM, Schematic, and Layout <u>http://support.logicpd.com/downloads/1238/</u>

- Logic PD AM3517 eXperimenter Baseboard BOM, Schematic, and Layout http://support.logicpd.com/downloads/1239/
- Logic PD AM3517 Application Board BOM, Schematic, and Layout <u>http://support.logicpd.com/downloads/1240/</u>

# 2 Functional Specification

# 2.1 Microprocessor


## 2.1.1 AM35x Microprocessor

The AM35x SOM-M2 uses TI's high-performance Sitara AM35x microprocessor. This device features the Superscalar ARM® Cortex<sup>™</sup>-A8 RISC core and provides many integrated on-chip peripherals, including:

- Superscalar ARM® Cortex<sup>™</sup>-A8 RISC core
  - □ Vector floating point unit
  - □ 16 Kbytes instruction L1 cache
  - □ 16 Kbytes data L1 cache
  - □ 256 Kbyte L2 cache
  - □ 64 Kbyte RAM
  - □ 112 Kbyte ROM
- Integrated display sub-system
  - Der Parallel HD at 24 bit color, plus NTSC, Composite
- Video Processing Front End
- POWERVR<sup>™</sup> SGX530 graphics accelerator from Imagination Technologies (AM3517 only)
- SDRAM Memory controller with EMIF4 and 1GByte address space
- GPMC memory controller with 16 bit bus, 8 chip selects, and NOR/NAND support
- Four UARTs
- Five multi-channel buffered serial ports (McBSP)
- Four McSPI
- CAN controller
- Three MMC/SD interfaces
- One 1-wire interface
- Three I2C interfaces
- 10/100 MBit Ethernet MAC with RMII interface
- High/Full/Low speed USB 2.0 On-the-Go (OTG) interface with integrated PHY
- High speed USB 2.0 Host interfaces
- Many general purpose I/O (GPIO) signals
- Programmable timers
- Watchdog timers
- Low power modes

**IMPORTANT NOTE:** The AM35x microprocessor is heavily multiplexed; using one peripheral may preclude the use of another. Users should carefully review the microprocessor pinout, SOM pinout, and AM35x multiplexing table. See TI's *AM35x ARM Microprocessor Technical Reference Manual* and *Data Sheet* for additional information; the documents are available from TI's website.

IMPORTANT NOTE: Please visit TI's website for errata on the AM35x.



#### 2.1.2 AM35x Microprocessor Block Diagram

Figure 2.1: AM35x Microprocessor Block Diagram


**NOTE:** The block diagram pictured above comes from TI's *AM3517/05 ARM Microprocessor Datasheet* (document number SPRS550–OCTOBER 2009).

## 2.2 SOM Interface

Logic PD's common SOM interface allows for easy migration to new microprocessors and technology. Logic PD is constantly researching and developing new technologies to improve performance, lower cost, and increase feature capabilities. By using the common SOM footprint, it is possible to take advantage of Logic PD's work without having to re-spin the old design in certain cases dependent upon peripheral usage. Please <u>contact Logic PD</u> for more information.

In fact, encapsulating a significant amount of your design onto the SOM reduces any long-term risk of obsolescence. If a component on the SOM design becomes obsolete, Logic PD will simply

design for an alternative part that is transparent to your product. Furthermore, Logic PD tests all SOMs prior to delivery, decreasing time-to-market and ensuring a simpler and less costly manufacturing process.



# 2.2.1 AM35x SOM-M2 Block Diagram

Figure 2.2: AM35x SOM-M2 Block Diagram

# 2.3 Mechanical Specifications

## 2.3.1 Mechanical Characteristics of SOM-M2

Parameter	Min	Typical	Max	Unit	Notes
Dimensions (without wireless)	_	40.9 x 51.2 x 4.4		mm	
Dimensions (with wireless)		40.9 x 51.2 x 5.4	_	mm	
Weight		11.0		Grams	1
Connector Insertion/Removal	_	30	_	Cycles	

#### NOTES:

1. May vary depending on SOM configuration.

#### 2.3.2 Interface Connectors

The AM35x SOM-M2 connects to a PCB baseboard through three 100-pin board-to-board (BTB) socket connectors.

Ref Designator	Manufacturer	SOM-M2 Connector P/N	Mating Connector P/N
J1:3	Hirose	DF40C-100DP-0.4V(51)	DF40C-100DS-0.4V(51)

#### 2.3.3 Wireless Antenna Connection

The mechanical drawing in Appendix A shows the location of the 802.11b/g/n Ethernet and Bluetooth antenna connector (J4) on the top side of the PCB. Table 2.2 contains the manufacturer information for the cables that Logic PD provides in the AM3517 EVM Development Kit.

**NOTE:** To comply with FCC certification already completed on the AM35x SOM-M2, the antenna selected for an end product must meet FCC guidelines as described in Section 3.7.1.

#### Table 2.2: Wireless Antenna Cable Manufacturer Information

Ref Designator	esignator Manufacturer P/N	
J4	Hirose	U.FL
Coax cable	Sunridge Corp.	MCBG-RH-54-080-SMAJB281

#### 2.3.4 AM35x SOM-M2 Mechanical Drawings

Please see Appendix A for mechanical drawings of the AM35x SOM-M2 and recommended baseboard footprint layout.

#### 2.3.5 Example AM35x SOM-M2 Retention Methods

Please see Appendix B for mechanical drawings demonstrating three possible retention methods for the AM35x SOM-M2. These drawings are only meant to serve as possible solutions and should not be considered final designs for retention.

#### 2.4 Temperature Specifications

Parameter	Min	Typical	Мах	Unit	Notes
Commercial Operating Temperature	0	25	70	°C	
Industrial Operating Temperature	-40	25	85	°C	1
Storage Temperature	-40	25	85	°C	

#### NOTES:

1. Industrial temperature model will be available in the second half of 2010. Industrial temperature model does not include Wi-Fi/Bluetooth module.

# 3 Electrical Specification

# 3.1 Absolute Power Maximum Ratings

Parameter	Symbol	Rating	Unit
DC Main Battery Input Voltage	MAIN_BATT_IN	0.0 to 7.0	V
RTC Backup Battery Voltage	VRTC_IN	0.0 to 5	V
USB0 VBUS Voltage	USB0_VBUS	0.0 to 5.5	V
USB1 VBUS Voltage	USB1_VBUS	0.0 to 6.0	V

**NOTE:** These stress ratings are only for transient conditions. Operation at, or beyond, absolute maximum rating conditions may affect reliability and cause permanent damage to the SOM-M2 and its components.

# 3.2 Recommended Power Operating Conditions

Parameter	Min	Typical	Max	Unit	Notes
DC Main Battery Input Voltage	3.5	5	6	V	
DC Main Battery Active Current	—	302	—	mA	3
DC RTC Backup Battery Voltage	1.8	3.2	5	V	
DC USB0_VBUS Voltage	_	5	_	V	
DC USB1_VBUS Voltage	0	5	5.5	V	
802.11b Transmit Power	+16	+18	+20	dBm	4
802.11b Receive Sensitivity	_	-87	-76	dBm	4
802.11g Transmit Power	+11	+13	+15	dBm	4
802.11g Receive Sensitivity	—	-73	-68	dBm	4
802.11n Transmit Power	+10	+12	+14	dBm	4
802.11n Receive Sensitivity	_	-67	-64	dBm	4
BT Transmit Power	+4.5	+8.0		dBm	4
BT Receive Sensitivity	_	-90	-70	dBm	4
Input Signal High Voltage	0.65 x VREF	_	VREF	V	2
Input Signal Low Voltage	-0.3	_	0.35 x VREF	V	2
Output Signal High Voltage		_	VREF	V	2
Output Signal Low Voltage	GND		0.2	V	

# NOTES:

- 1. General note: CPU power rails are sequenced on the module.
- 2. VREF represents the peripheral I/O supply reference for the specific CPU voltage rail.
- 3. Measured across R178 with 4.2V input. Fully populated SOM running Demo application on U-Boot/Linux version 2009.08. 4.3" display attached (but current from the display is not included in the measurement); no other peripherals attached.
- 4. Wireless numbers taken from the Murata LBEH19XMMC Module Datasheet (Rev. I). Logic PD is working to verify these numbers on the SOM application.

## 3.3 Clocks

The AM35x requires an oscillator to enable proper internal timing. A 26.000 MHz oscillator is used to generate many of the microprocessor's internal clocks via a series of Phase Lock Loops (PLLs) and signal dividers. To generate the core CPU clock, the 26.000 MHz signal is run through

a Digital PLL controlled by the PRCM registers. Divisors are used to divide down the internal bus frequency to set the LCD, memory controller, camera interface, etc.

**IMPORTANT NOTE:** Please see TI's *AM35x ARM Microprocessor Technical Reference Manual* for additional information about microprocessor clocking.

The second required clock runs at 32.768 kHz and is connected directly to the AM35x. The 32.768 kHz clock is used for CPU start up and reference.

The CPU's core clock speed is initialized by software on the SOM-M2. The SDRAM bus speed is set at 166 MHz in U-Boot. Other clock speeds, such as core speed and specific serial baud rates, can be supported and modified in software for specific user applications.

The SOM-M2 provides an external bus clock, uP\_OBSCLK. This clock is driven by the SYS\_CLKOUT1 pin.

AM35x Microprocessor Signal Name	SOM-M2 Net Name	Default Software Value in U-Boot
CORE	N/A	Up to 600 MHz
SDRC_CLK	uP_DDR_CLK	166 MHz
SYSCLKOUT1	uP_OBSCLK	26MHz

#### Table 3.1: AM3517Microprocessor Clocks

#### 3.4 Memory

#### 3.4.1 Memory Management Unit (MMU)

The AM35x SOM has one MMU for the microprocessor unit (MPU). The MPU MMU is described in the *ARM Cortex-A8 Technical Reference Manual*, available at <a href="http://infocenter.arm.com/help/index.jsp">http://infocenter.arm.com/help/index.jsp</a>.

#### 3.4.2 DDR

The AM35x SOM uses a 32-bit memory bus to interface to two 16-bit DDR2 SDRAM memories. The memory on the SOM-M2 included in the AM3517 EVM Development Kit is 256 MB DDR2, organized as 64 Meg x 32.

Other memory densities may be available for SOMs in production volumes. Please <u>contact Logic</u> <u>PD</u> about custom configurations if your design requires different memory densities from Logic PD's standard SOM configurations.

#### 3.4.3 NAND Flash

The SOM-M2 uses the 16-bit GPMC memory bus to interface to a single 512 MB NAND flash memory chip.

It is possible to expand the system's non-volatile storage capability by adding external flash ICs, SD memory, NOR, or NAND flash on the user application board. See the AM3517 EVM Development Kit for reference designs or <u>contact Logic PD</u> for other possible peripheral designs.

## 3.4.4 MMC/SD Support

The SOM-M2 directly supports a single SD/MMC slot. The SOM-M2 routes the signals for MMC1 to the baseboard connectors, allowing connections on a user design to a socket where a card can be mounted. MMC1 supports up to 8 data bits. The AM35x microprocessor has functionality for two more MMC peripherals: MMC2 is used for the Murata Wi-Fi/Bluetooth module on the SOM. It has functionality on the upper 4 data bits to support direction control for an SD/MMC buffer. MMC3 is an alternate pin mapping for other peripherals used elsewhere on the SOM.

The AM3517 eXperimenter Board reference design includes a single SD/MMC connector. Please <u>contact Logic PD</u> for more information on implementing additional slots.

## 3.5 DMA

The AM35x has several DMA controllers:

- SDMA data transfers from the microprocessor to peripherals
- Display DMA
- USB High Speed (HS) DMA

The SDMA controller (DMA4) has the following features:

- 32 channels (independent, concurrent, variable data size, burst/chain, endian conversion)
- Memory to memory, memory to peripheral
- Interrupts
- 256 32-bit FIFOs

## 3.6 10/100 Ethernet PHY

The AM35x SOM-M2 uses an SMSC LAN8710 Ethernet PHY to provide an easy-to-use networking interface. The four analog PHY interface signals (transmit/receive) each require an external impedance matching circuit to operate properly. Logic PD provides an example circuit schematic in the *AM35x eXperimenter Board Schematics*. Please note the TX+/- and RX+/- pairs must be routed as differential pairs (at 100 ohms) on the baseboard PCB.

The 10/100 Ethernet MAC address can be found in two ways. One, the MAC address is printed on a sticker affixed to the top side of the SOM and is the address that **does not** follow this convention: 00:08:EE:xx:xx: Two, the 10/100 Ethernet MAC address is stored within the AM35x microprocessor and can be obtained using software; please refer to TI's *AM35x ARM Microprocessor Technical Reference Manual* for this procedure.

## 3.7 802.11 Wireless Ethernet + Bluetooth

The SOM-M2 uses a Murata LBEH19XMMC 802.11b/g/n + Bluetooth 2.1 Wireless IC to provide an easy-to-use wireless networking interface. The LBEH19XMMC is connected to the AM35x through a combination of MMC, SDIO, and GPIO. The RF connector is located on the SOM at reference designator J4; J4 is shared between 802.11 and Bluetooth.

The MAC address for 802.11b/g/n is printed on a sticker affixed to the top side of the SOM. The 802.11b/g/n MAC address follows this convention: 00:08:EE:xx:xx:xx

**NOTE:** Transmit power (VBAT) comes from U22, which converts the incoming voltage (MAIN\_BATT\_IN) to ~3.5V.

**NOTE:** See <u>Application Note 447</u> for FCC guidelines pertaining to use of the AM35x SOM-M2 in end products.

#### 3.7.1 2.4 GHz Antenna Information

The AM35x SOM-M2 has been qualified to use a Pulse W1038, 4.9 dBi Omni-directional antenna. Use of this antenna will satisfy FCC regulations. A different Omni-directional antenna with a peak gain of 4.9 dBi or less may be substituted and still satisfy FCC regulations. If an antenna with higher gain or of a different type is to be used, the end product must be put through intentional radiation testing at a qualified test lab. Please refer to FCC rules 47 CFR § 15.204 for more information.

#### 3.7.2 Software Requirements

In order to be FCC compliant with the 802.11b/g/n and Bluetooth devices, the following software must be used:

- 802.11b/g/n: Firmware Version: Rev 6.1.0.0.313
- Bluetooth: Firmware Version: 7.2.31; initialization script TI\_P31.91

Any other version of the firmware must be approved by the FCC. If another version of the firmware is desired, please <u>contact Logic PD</u> for assistance with certification.

#### 3.7.3 FM Interface

The Murata module on the SOM-M2 has FM capabilities. FM signals are routed to the baseboard connectors (see Section 6) for connection to audio processing and antenna.

**NOTE:** The FM interface is untested and not supported with software.

**IMPORTANT NOTE:** The FCC certification for the AM35x SOM-M2 does not cover FM signals; therefore, use of FM signals will require independent FCC testing and certification.

## 3.8 Display Interface

The AM35x has a built-in graphics controller supporting up to 24-bit parallel RGB (pixel rates up to 74.25 MHz enabling HD resolutions) along with two 10-bit Digital-to-Analog Converters (DAC) supporting composite NTSC/PAL video and Luma/Chroma Separate Video (S-Video). Image rotation, resizing, color space conversion, and 8-bit alpha blending functions are built in. See TI's *AM35x Technical Reference Manual* for further information on the integrated LCD controller.

The signals from the AM35x LCD controller are organized by bit and color and can be interfaced through the SOM-M2 expansion connectors. The signals from the SOM-M2 are driven from the 3.3V\_or\_1.8V rail. Logic PD has written drivers for panels of different types and sizes. Please contact Logic PD before selecting a display for your application.

**NOTE:** In 3.3V IO mode, an LCD can be driven directly from the AM3517.

**NOTE:** The eXperimenter Baseboard uses the standard Logic PD 16-bit LCD interface as well as a 24-bit HDMI transceiver.

**IMPORTANT NOTE:** Using the internal graphics controller may affect microprocessor performance. Selecting display resolutions and color bits per pixel will vary microprocessor busload.

# 3.9 Video Processing Front End

The AM35x has a built-in 16-bit video input port supporting RAW data interface, up 75 MHz pixel clock, REC656/CCIR656, YCbCr422 format (8- and 16-bit), black clamping signal generation, 10-bit to 8-bit A-law compression, and up to 16K pixels in horizontal and vertical directions. The signal input to the VPFE is through the CCDC bus connections. The SOM-M2 supports an 8-bit video input interface with control lines on the CCDC bus (see Section 6). See TI's *AM35x Technical Reference Manual* and Logic PD's *AM3517 Application Board Schematics* for connection details.

# 3.9.1 TV\_OUT

The AM35x supports S-Video on the TV\_OUT signals (see Section 6 for details). Note that the TV\_OUT signals need to be routed at 75 ohms single ended. There are optional noise-filtering component locations on the SOM-M2 for the TV\_OUT signals.

## 3.10 Serial Interfaces

The SOM-M2 comes with the following serial channels: high end CAN controller, multichannel buffered serial ports (McBSPs), four McSPI ports, up to four UARTS, and three I2C ports. If additional serial channels are required, please contact Logic PD for reference designs. Please see TI's *AM35x Technical Reference Manual* for further information regarding serial communications.

#### 3.10.1 CAN Controller

The AM3517 has a high performance CAN 2.0B controller. It includes a CAN Protocol Kernel, a Standard CAN Controller (SCC), and a High End CAN Controller (HECC). The SCC supports 16 receive/transmit message objects, while the HECC supports 32 receive/transmit message objects. The HECC also supports 32 receive-identifier masks.

Other features of the CAN controller include:

- 1 Mbps data rate
- Programmable sampling rate
- Selectable edge for synchronization
- Automatic re-transmission
- Bus failure diagnostic
- Self test
- Wake-up on bus activity
- Auto reply

The signals from the SOM-M2 are driven from the 3.3V\_or\_1.8V rail. The end-product design must provide an external CAN transceiver. Logic PD has provided an example reference design with the *AM3517 Application Board Schematics*. When choosing a CAN transceiver, the designer should keep in mind bus loading, availability, ESD protection, and data rates.

#### 3.10.2 McBSP

The SOM-M2 provides access to four multi-channel buffered serial ports (McBSP) with the following capabilities:

- Full-duplex and multi-drop
- 512B FIFO on McBSP1, 3, 4; 5KB FIFO on McBSP2
- Max data rate of 48 Mbps
- I2S, PCM, and TDMI support
- Support for external clocks and frame sync
- Sidetone support on McBSP2/3 (requires channels are looped back)

The signals from the SOM-M2 are scaled to IO voltage levels (3.3V\_or\_1.8V), not RS232 level signals.

**NOTE:** McBSP5 is an alternate pin mapping of the HSUSB bus. On the AM35x SOM-M2, uP\_HSUSB is used for the USB host port and McBSP5 is not available.

#### 3.10.3 UARTs

The AM35x microprocessor has up to four asynchronous serial ports with the following capabilities:

- 16C750-compatible.
- IrDA and CIR support (UART3 only)
- 64 byte FIFO on receive and transmit
- Hardware or software flow control
- Baud rates to 3686400 bps

The signals from the SOM-M2 are TTL level signals (3.3V\_or\_1.8V), not RS232 level signals.

**NOTE:** UART4 is an alternate pin function of GPMC\_WAIT1/2.

## 3.10.4 McSPI

The SOM-M2 makes McSPI ports 1 and 2 available. They have the following characteristics:

- Four channels / chip selects (McSPI1)
- Two channels / chip selects (McSPI2)
- Programmable frequency, polarity, and phase for each channel
- SPI word lengths ranging from 4 bits to 32 bits
- Up to four master channels or single channel in slave mode
- Master multichannel mode with either full duplex or half duplex
- 64 byte FIFO

Please see TI's *AM35xx Technical Reference Manual* for further information. The signals from the SOM-M2 are TTL level signals (3.3V or 1.8V), not RS232 level signals. Note that McSPI3 is an alternate function of MMC2, which is used for the on-board Murata WiFi module.

## 3.10.5 I2C

The AM35x microprocessor has three I2C ports with the following characteristics:

- Slave or master mode
- Serial camera control bus (SCCB) mode
- Compliant with I2C version 2.1

- Standard (100Kbps) and fast mode (400Kbps)
- High-speed mode up to 3.4Mbps
- 7- and 10-bit addressing
- 8 byte (I2C1, I2C2) and 64 byte (I2C3) FIFOs

Please see TI's *AM35x ARM Microprocessor Technical Reference Manual* for further information. The signals from the SOM-M2 are TTL level signals (3.3V or 1.8V), not RS232 level signals.

#### 3.10.5.1 I2C1

Table 3.2 lists the devices that are connected to the SOM-M2 I2C1 bus.

**IMPORTANT NOTE:** the INA219 Power Measurement ICs are only populated on the AM3517 SOM-M2 included with the AM3517 EVM Development Kit; they are connected to I2C1 only when resistors R200 and R201 are populated.

Device	Hex Address	<b>Binary Address</b>	Function
S35390	0x30	0b0110000	RTC on I2C1
TPS65023	0x48	0b1001000	PMIC on I2C1
TSC2004	0x4B	0b1001011	Touch on I2C1
INA219	0x40	0b1000000	5V power measure on PM/I2C1
INA219	0x41	0b1000001	1.2V power measure on PM/I2C1
INA219	0x42	0b1000010	VIO power measure on PM/I2C1
INA219	0x43	0b1000011	1.8V power measure on PM/I2C1

#### Table 3.2: I2C1 Bus Devices & Addresses

#### 3.11 USB Interface

The AM35x SOM-M2 supports one USB 2.0 high-speed host port and one USB 2.0 OTG port; the USB PHY for the OTG port (USB0) is internal to the AM35x microprocessor. The SOM-M2 adds an external SMSC USB3320 PHY connected to the HSUSB bus to implement a high-speed host port (USB1). All ports can operate at up to 480 Mbit/sec.

**NOTE:** The host port (USB1) does not support full- or low-speed; to use full- or low-speed peripherals, an external hub is required.

A second host port can be implemented by connecting to the ETK bus (labeled uP\_HSUSB1) on connector J3. The third host port is an alternate pin function of other interfaces. Refer to the *AM3517 Application Board Schematics* for example circuitry.

For more information on pin-mapping and using both USB host and OTG interfaces, please see TI's *AM35xx Technical Reference Manual*.

**IMPORTANT NOTE:** In order to correctly implement USB on the SOM-M2, additional impedance matching circuitry may be required on the USBx\_D+ and USBx\_D- signals before they can be used. USB 2.0 requirements specify the signals must be routed as differential pairs with a 90 ohm differential impedance. Refer to the USB 2.0 Specification for detailed information.

# 3.12 ADC/Touch Interface

The SOM-M2 uses TI's TSC2004 touch screen controller (TSC). The controller includes a 12-bit analog-to-digital converter (ADC). This TSC is used to support standard 4-wire resistive touch panels and one auxiliary A/D signal. The device is connected to the CPU by the I2C1 interface. Please see TI's *TSC2004 Datasheet* for more information.

# 3.13 Real Time Clock (RTC)

The SOM-M2 has a Seiko S35390 real time clock connected to I2C1. Note that the RTC requires an additional voltage (VRTC\_IN) to operate and to perform timekeeping when MAIN\_BATT\_IN is not present.

The voltage for the RTC comes from VRTC\_IN (see Section 6). The AM3517 EVM Development Kit reference design includes example circuitry to power VRTC\_IN from either the power supply or backup battery.

# 3.14 General Purpose I/O (GPIO)

Logic PD designed the SOM-M2 to be flexible and provide multiple options for analog and digital GPIO. There are numerous digital GPIO pins on the SOM-M2 that interface to the AM35x. See Section 6 of this document for more information. If certain peripherals are not desired, such as the LCD controller, chip selects, or UARTs, then more GPIO pins become available.

# 3.15 Sysboot I/O

The AM35x has eight lines dedicated for Sysboot functionality. Two of these are pulled down on the SOM and not connected externally (uP\_SYSBOOT7:8); the remainder are routed to the baseboard connectors. Default resistors on the SOM-M2 set a boot order of: NAND, EMAC, USB, MMC1.

Changes to the boot order can be made with baseboard circuitry; however, four of the Sysboot lines (Sysboot1,3,4,6) are used as GPIO on the SOM-M2 after boot.

**IMPORTANT NOTE:** When using the Sysboot pins as IO, be aware that they cannot be driven during reset.

BOOT[8:0]	Boot Order [BOOT5 = 0 default]	Boot Order [BOOT5 = 1]
0b0 01X0 1100	(Default) NAND, EMAC, USB, MMC1	EMAC, USB, MMC1, NAND
0b0 01X0 1101	XIP, USB, UART, MMC1	USB, UART, MMC1, XIP
0b0 01X0 1000	XDOC, EMAC, USB, EMAC	USB, XDOC
0b0 01X0 1001	MMC2, EMAC, USB, EMAC	USB, MMC2

## Table 3.3: Boot Strap Options

# 3.16 Expansion/Feature Options

The SOM was designed for expansion and a variable feature set, providing all the necessary control signals and bus signals to expand the user's design. Some of these signals are buffered and brought out to the expansion connectors. It is possible for a user to expand the SOM's functionality even further by adding host bus or ISA bus devices. Some features that are

implemented on the AM35x microprocessor, but are not discussed herein, include: pulse width modulation (PWM), Secure Digital, MMC cards, SDIO cards, 1wire interface, watchdog timers, or the debug module. See TI's AM35xx Technical Reference Manual and Logic PD's AM3517 SOM-M2 Schematics for more details. Logic PD has experience implementing additional options, including other audio codecs, Ethernet ICs, co-processors, and components on SOMs. Please contact Logic PD for potential reference designs before selecting your peripherals.

# 4 System Integration

# 4.1 Custom Configuration

The AM3517 SOM-M2 was designed to meet multiple applications for users with specific design and budget requirements. As a result, this SOM supports a variety of embedded operating systems, flexible DDR and flash memory footprints, and other hardware configurations. If your application needs require unique hardware or software configurations, please <u>contact Logic PD</u> about custom SOMs available in production volumes.

# 4.2 Resets

The SOM-M2 has a reset input (RESPWRONn) and a reset output (RESOUTn). External devices should use RESPWRONn to assert reset to the product. The SOM-M2 uses RESOUTn to indicate to other devices that the SOM-M2 is in reset.

## 4.2.1 Master Reset (RESPWRONn)—Reset Input

Logic PD suggests that custom designs implementing the AM35x SOM-M2 use the RESPWRONn signal as the "pin-hole" reset used in commercial embedded systems. The RESPWRONn triggers a power-on-reset event to the AM35x microprocessor via the TPS65023 PMIC and resets the entire CPU.

**IMPORTANT NOTE:** Any custom reset circuit design should guard the assertion of the reset lines during a low power state so as to prevent power-up in a low or bad power condition. (Powering up in a low or bad power condition will cause data corruption and, possibly, temporary system lock. Either one of the following two conditions will cause a system-wide reset: power on the RESPWRONn signal or a low pulse on the RESPWRONn signal.

## Low Pulse on RESPWRONn Signal

A low pulse on the RESPWRONn signal for longer than 30mS—asserted by an external source (for example, the reset button on the custom design application)—will bring RESOUTn low for 100mS after the assertion source is de-asserted.

Logic PD suggests that for any external assertion source that triggers the RESPWRONn signal, analog or digital, de-bouncing should be used to generate a clean, one-shot reset signal.

## 4.2.2 SOM-M2 Reset (RESOUTn)—Reset Output

All hardware peripherals should connect their hardware-reset pin to the RESOUTn signal on the expansion connector. Internally, all SOM-M2 peripheral hardware reset pins are connected to the RESOUTn net.

If the reset circuit is asserted (active low), the user can expect to lose information stored in RAM. The data loss occurs because the CPU is reset to its reset defaults.

### 4.2.3 SOM-M2 Reset (uP\_RESWARMn)—Reset Input/Output

uP\_RESWARMn is the raw AM35x reset I/O. As such, it is sensitive to external loading and no devices with active pull-ups should be added to this line. It is permissible to have active low circuitry on this line.

#### 4.3 Interrupts

The AM35x incorporates the ARM Cortex-A8 interrupt controller which provides many inter-system interrupt sources and destinations. Most external GPIO signals can also be configured as interrupt inputs by configuring their pin control registers. Logic PD BSPs setup and process all SOM-M2 interrupt sources, onboard and external. Refer to TI's *AM35xx Reference Manual* for further information on using interrupts. IRQn is routed to the baseboard, see Section 6 for details.

# 4.4 JTAG Debugger Interface

The JTAG connection on the AM35x allows recovery of corrupted flash memory, and real-time application debug. There are several third-party JTAG debuggers available for TI microprocessors. The following signals make up the JTAG interface to the AM35x microprocessor: TDI, TMS, TCK, TDO, nTRST, RTCK, EMU0, EMU1, and RESOUTn (RESOUTn is only required for some JTAG tools; see the JTAG tool documentation for exact pinout). These signals should interface directly to a 20-pin 0.1" through-hole connector, as shown on the *AM3517 eXperimenter Baseboard Schematics*.

**IMPORTANT NOTE:** When laying out the 20-pin connector, realize that it may not be numbered as a standard 20-pin 0.1" insulation displacement connector (IDC) through-hole connector. See the EVM Development Kit reference design for further details. Each JTAG tool vendor may define the 20-pin IDC connector pin-out differently.

## 4.5 Power Management

## 4.5.1 System Power Supplies

In order to ensure a flexible design, the SOM-M2 has the following power inputs: MAIN\_BATT\_IN and VRTC. MAIN\_BATT\_IN is the power input to the SOM-M2 PMIC (TPS65023). The TPS65023 generates the on-board voltages for the AM35x and associated peripherals.

Note that 3.3V\_or\_1.8V is an output of the SOM PMIC, and is the selectable IO voltage rail. The setting is determined by the baseboard design by using signal IO\_VOLTAGE\_SEL (see Section 6 for details).

**IMPORTANT NOTE:** 3.3V\_or\_1.8V is an output from the SOM-M2, and should only be used as a reference voltage input to level shifting devices on baseboard designs.

## 4.5.1.1 MAIN\_BATT\_IN

The MAIN\_BATT\_IN input is the main source of power for the SOM-M2. In normal configuration, this input expects a voltage from 3.5V to 5V. The TPS65023 power management controller takes the MAIN\_BATT\_IN rail input and creates all onboard voltages. If the design is required to maintain RAM contents in a critical power situation (e.g., low battery, loss of power), the

MAIN\_BATT\_IN supply should be maintained above the minimum level at all costs (see Section 2).

#### 4.5.1.2 VRTC\_IN

VRTC\_IN is used to power the real time clock, U35. Always power this rail to maintain the clock and power state of the product. A lithium-ion coin cell typically supplies power to this rail. See the *AM3517 eXperimenter Baseboard Schematic* for details on powering VRTC\_IN.

#### 4.5.2 Dual Voltage I/O

The AM35x microprocessor and SOM-M2 uniquely support dual-voltage I/O. The user may select an operating voltage of either 1.8V or 3.3V through "IO\_VOLTAGE\_SEL" J1.37. For 3.3V operation, J1.37 should be left unconnected. For 1.8V operation, J1.37 should be tied directly to GND.

**IMPORTANT NOTE:** The IO\_VOLTAGE\_SEL line should only be changed with the SOM powered off.

#### 4.5.3 System Power Management

Good power management design is important in any system development and embedded system design is no exception. In embedded system design, power management is typically one of the most complicated areas due to the dramatic effect it has on product cost, performance, usability, and overall customer satisfaction. Many factors affect a power-efficient hardware design: power supply selection (efficiency), clocking design, IC and component selection, etc. The SOM was designed with these aspects in mind while also providing maximum flexibility in software and system integration.

On the AM35x there are many different software configurations that drastically affect power consumption: microprocessor core clock frequency, bus clock frequency, peripheral clocks, bus modes, power management states; peripheral power states and modes; product user scenarios; interrupt handling; and display settings (resolution, backlight, refresh, bits per pixel, etc). These settings are typically initialized in the startup software routines and may be modified later in the operating system and application software. Information for these items can be found in the appropriate documents such as the *U-Boot User's Manual* or the specific BSP manual.

#### 4.5.4 System Power Sequencing

Power sequencing for the AM35x is handled by the TPS65023 PMIC.

**IMPORTANT NOTE:** External circuitry should guarantee that any voltages applied to SOM pins are present only after the SOM-M2 has completed its power up sequence. Failure to do so may result in erratic SOM-M2 operation or device damage. One way to ensure this is to use the external reset (RESOUTn) as a gating signal for all external power supplies.

## 4.6 ESD Considerations

The SOM was designed to interface to a customer's peripheral board, while remaining low cost and adaptable to many different applications. The SOM does not provide any onboard ESD protection circuitry—this must be provided by the product it is used in. Logic PD has extensive experience in designing products with ESD requirements. Please <u>contact Logic PD</u> if you need any assistance in ESD design considerations.

# 5 Memory & I/O Mapping

On the AM35x microprocessor, all address mapping for the GPMC chip select signals is listed below.

Mapped "Chip Select" signals for the AM35x are available as outputs from the microprocessor and are assigned as described in Table 5.1.

Chip Select	Device/Feature	Notes
nCS0	NAND / boot NOR	Boot chip select for NAND device or external NOR (when configured on AM3517 Application Board)
nCS1	External CS	Available for use by an off-board external device
nCS2	External CS	Available for use by an off-board external device
nCS3	External CS	Available for use by an off-board external device
nCS4:7	Used as GPIO	See Section 6 for details

# 6 Pin Descriptions & Functions

SOM Net Name: This is the name used in Logic PD's AM3517 SOM-M2 Schematics.

Microprocessor Name: This is the name used TI's AM35x ARM Microprocessor Datasheet.

**I/O:** This indicates the default pin usage. Most pins can be configured as either input or output. Consult Logic PD's *AM3517 SOM-M2 Schematics* and TI's *AM35x ARM Microprocessor Datasheet* for more information.

**IMPORTANT NOTE:** All IO is run at either 3.3V or 1.8V; there is no individual pin selection of IO voltages.

**Description:** If a pull-up or pull-down resistor is present on the AM3517 SOM-M2, it will be noted here. Special usage tips and cautions will be noted here. Consult Logic PD's *AM3517 SOM-M2 Schematics* and TI's *AM35x ARM Microprocessor Datasheet* for more information.

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
		DSS_DATA8/GPIO		3.3V or 1.8V	LCD G3 data bit when operating in 16 bpp
1	uP_DSS_DOUT8	_78/HW_DBG16	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA0/UAR			
		T1_CTS/DSSVEN			
		C656_DATA0/GPI	~	3.3V or 1.8V	LCD B1 data bit when operating in 16 bpp
2	uP_DSS_DOUT0	O_70	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA9/GPIO	~	3.3V or 1.8V	LCD_G4 data bit when operating in 16 bpp
3	uP_DSS_DOUT9	_79/HW_DBG17	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA1/UAR			
		T1_RTS/DSSVEN C656 DATA1/GPI		3.3V or 1.8V	LCD D2 data bit when exercting in 16 hpp
4	uP DSS DOUT1	0 71	0	(see Note 1)	LCD_B2 data bit when operating in 16 bpp 5:6:5 color mode.
4	ur_035_00011	DSS DATA10/GPI	0	3.3V or 1.8V	LCD_G5 data bit when operating in 16 bpp
5	uP DSS DOUT10	0 80	0	(see Note 1)	5:6:5 color mode.
5		DSS DATA2/DSS	0		
		VENC656 DATA2/		3.3V or 1.8V	LCD B3 data bit when operating in 16 bpp
6	uP DSS DOUT2	GPIO 72	0	(see Note 1)	5:6:5 color mode.
<u> </u>		DSS DATA11/GPI	0	3.3V or 1.8V	LCD R1 data bit when operating in 16 bpp
7	uP DSS DOUT11	0 81	0	(see Note 1)	5:6:5 color mode.
-		DSS DATA3/DSS			
		VENC656_DATA3/		3.3V or 1.8V	LCD_B4 data bit when operating in 16 bpp
8	uP_DSS_DOUT3	GPIO_73	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA12/GPI		3.3V or 1.8V	LCD_R2 data bit when operating in 16 bpp
9	uP_DSS_DOUT12	O_82	0	(see Note 1)	5:6:5 color mode.
					LCD_B5 data bit when operating in 16 bpp
		DSS_DATA4/UAR			5:6:5 color mode. Notice that LCD_B0 is
		T3_RX_IRRX/DSS			omitted; LCD_B5 (Blue MSB) is also
		VENC656_DATA4/	~	3.3V or 1.8V	connected to LCD_B0 (Blue LSB) when
10	uP_DSS_DOUT4	GPIO_74	0	(see Note 1)	driving an 18 bit display with 16 bits.
		DSS_DATA13/GPI	~	3.3V or 1.8V	LCD_R3 data bit when operating in 16 bpp
11	uP_DSS_DOUT13	0_83	0	(see Note 1)	5:6:5 color mode.
		DSS_DATA5/UAR			
		T3_TX_IRTX/DSS		2 2)/ or 1 9)/	LCD G0 data bit when operating in 16 bpp
12	uP DSS DOUT5	VENC656_DATA5/ GPIO 75	0	3.3V or 1.8V (see Note 1)	5:6:5 color mode.
12		DSS DATA14/GPI	0	3.3V or 1.8V	LCD R4 data bit when operating in 16 bpp
13	uP DSS DOUT14	0 84	0	(see Note 1)	5:6:5 color mode.
15	ui _000_000114	0_04	0		

# 6.1 J1 Connector 100-Pin Descriptions

J1 Pin#		Microprocessor Name	I/O	Voltage	Description
		DSS_DATA6/UAR			•
		T1_TX/DSSVENC			
		656_DATA6/GPIO	-	3.3V or 1.8V	LCD_G1 data bit when operating in 16 bpp
14	uP_DSS_DOUT6	_76/HW_DBG14	0	(see Note 1)	5:6:5 color mode.
					LCD_R5 data bit when operating in 16 bpp
					5:6:5 color mode. Notice that LCD_R0 is omitted; LCD_R5 (Red MSB) is also
		DSS DATA15/GPI		3.3V or 1.8V	connected to LCD_R0 (Red LSB) when
15	uP DSS DOUT15	O 85	0	(see Note 1)	driving an 18 bit display with 16 bits.
-		DSS DATA7/UAR		<u> </u>	
		T1_RX/DSSVENC			
		656_DATA7/GPIO		3.3V or 1.8V	LCD_G2 data bit when operating in 16 bpp
16	uP_DSS_DOUT7	_77/HW_DBG15	0	(see Note 1)	5:6:5 color mode.
		DSS_HSYNC/GPI	-	3.3V or 1.8V	
17	uP_DSS_HSYNC	O_67/HW_DBG13	0	(see Note 1)	LCD Horizontal Sync signal.
10		DSS_PCLK/GPIO_	~	3.3V or 1.8V	LCD Pixel Clock signal. This signal has a
18 19	uP_DSS_PCLK DGND	66/HW_DBG12 VSS	0	(see Note 1)	22 ohm series resistor on the SOM.
19 20	DGND	VSS		GND GND	Ground. Connect to digital ground. Ground. Connect to digital ground.
20	DGND	DSS VSYNC/GPI	I	3.3V or 1.8V	Ground. Connect to digital ground.
21	uP DSS VSYNC	0 68	ο	(see Note 1)	LCD Vertical Sync signal.
	RFU	0_00	NA	NA	Reserved for future use. Do not connect.
		DSS ACBIAS/GPI	INA	3.3V or 1.8V	LCD AC bias control (STN) or pixel data
23	uP DSS ACBIAS	O 69	0	(see Note 1)	enable (TFT) signal.
-		CCDC PCLK/GPI		3.3V or 1.8V	
24	CCDC_PCLK	O_94/HW_DBG0	Ι	(see Note 1)	Video Processor Pixel Clock signal.
		USB0_DRVVBUS/			
		UART3_TX_IRTX/		3.3V or 1.8V	Power enable for external USB0 power
25	uP_USB0_DRVVBUS		0	(see Note 1)	switch.
<u></u>		CCDC_HD/UART4		3.3V or 1.8V	
26 27		_RTS/GPIO_96		(see Note 1)	Video Processor Horizontal Sync signal.
21	FM_AINR		I	-	Analog input to FM on Murata module.
		CCDC_VD/UART4 CTS/GPIO 97/H		3.3V or 1.8V	
28	CCDC VD		1	(see Note 1)	Video Processor Vertical Sync signal.
	0000_10	<u></u>			Active low. External reset input to the
					SOM-M2. This signal should be used to
					reset all devices on the SOM-M2 including
		TPS65023		MAIN_BATT_	
29	RESPWRONn	HOT_RESET	I	IN	MAIN_BATT_IN.
		CCDC_WEN/CCD			
		C_DATA9/UART4_		3.3V or 1.8V	Video Dresser Memory Write Enchlo
30	CCDC WEN	RX/GPIO_98/HW_ DBG3	1	(see Note 1)	Video Processor Memory Write Enable signal.
50		0000	1		Active low. Software can use as a
		SYS NIRQ/GPIO		3.3V or 1.8V	hardware interrupt. This signal has a 4.7k
31	IRQn	0	I	(see Note 1)	pull-up on the SOM.
		CCDC_FIELD/CC			
		DC_DATA8/UART			
20		4_TX/I2C3_SCL/G		3.3V or 1.8V	
32	CCDC_FLD	PIO_95/HW_DBG1		(see Note 1)	Video Processor Field ID signal.
33	RFU		NA	NA	Reserved for future use. Do not connect.
34	CCDC D7	CCDC_DATA7/GP IO 106	1	3.3V or 1.8V (see Note 1)	Video Processor data bit 7.
34 35	RFU		NA	NA	Reserved for future use. Do not connect.
00		 CCDC DATA6/GP	11/71	3.3V or 1.8V	
36		IO 105	1	(see Note 1)	Video Processor data bit 6
36	CCDC_D6	10_105		(see Note 1)	Video Processor data bit 6.

Downloaded from **Elcodis.com** electronic components distributor

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
37	IO VOLTAGE SEL	TPS65023 DEFDCDC2	I	MAIN_BATT_ IN	Input to TPS65023 PMIC. This signal has a 4.7k pull-up resistor. See Section 4.5.2 for more information.
		CCDC DATA5/GP		3.3V or 1.8V	
38	CCDC_D5	IO_104/HW_DBG7	Ι	(see Note 1)	Video Processor data bit 5.
39	FM_AOUTR		0		Connected to FM output of Murata module.
40	CCDC_D4	CCDC_DATA4/GP IO_103/HW_DBG6	Ι	3.3V or 1.8V (see Note 1)	Video Processor data bit 4.
41	FM_AOUTL		0	-	Connected to FM output of Murata module.
		CCDC_DATA3/GP		3.3V or 1.8V	
42	CCDC_D3	IO_102/HW_DBG5		(see Note 1)	Video Processor data bit 3.
43	DGND		I	GND	Ground. Connect to digital ground.
11	UART1 TX	UART1_TX/GPIO_ 148	0	3.3V or 1.8V	LIART1 Transmit signal
44 45	FM RXI	140		(see Note 1)	UART1 Transmit signal. RX input of Murata module
45		UART1_CTS/GPIO	- 1		
46	UART1 CTS	150	I	(see Note 1)	UART1 Clear To Send signal.
47	DGND	_		GND	Ground. Connect to digital ground.
		UART1_RTS/GPIO		3.3V or 1.8V	
48	UART1_RTS	_149	0	(see Note 1)	UART1 Ready To Send signal.
49	CAN RX	HECC1_RXD/UAR T3_RTS_SD/GPIO 131	1	3.3V or 1.8V (see Note 1)	HECC Receive input. Connect to CAN transceiver on baseboard.
		UART1_RX/MCBS P1_CLKR/MCSPI4		3.3V or 1.8V	
50	UART1_RX	CLK/GPIO_151		(see Note 1)	UART1 Receive signal.
51	CAN_TX	HECC1_TXD/UAR T3_RX_IRRX/GPI O_130	0	3.3V or 1.8V (see Note 1)	HECC Transmit output. Connect to CAN transceiver on baseboard.
		UART3_RTS_SD/		3.3V or 1.8V	
52	UART3_RTS	GPIO_164	0	(see Note 1)	UART3 Ready To Send signal.
53	DGND			GND	Ground. Connect to digital ground.
54	UART3 CTS	UART3_CTS_RCT X/GPIO_163	I	3.3V or 1.8V (see Note 1)	UART3 Clear To Send signal.
54 55	FM TXO		0		Connected to FM output of Murata module.
56	MMC1 D6	MMC1_DAT6/GPI O 128	1/0	3.3V or 1.8V (see Note 1)	
57	FM AINL				Analog input to FM on Murata module.
-	_	MMC1 DAT7/GPI		3.3V or 1.8V	
58	MMC1_D7	O_129	I/O	(see Note 1)	MMC1 Data bit 7.
59	MMC1 D0	MMC1_DAT0/MCS PI2_CLK/GPIO_12 2	I/O	3.3V or 1.8V (see Note 1)	MMC1 Data bit 0.
		MMC2_DAT0/MCS PI3_SOMI/UART4		3.3V or 1.8V	
60	MMC2_D0	TX/GPIO_132 MMC1_DAT1/MCS	I/O	(see Note 1) 3.3V or 1.8V	MMC2 Data bit 0.
61	MMC1_D1	PI2_SIMO/GPIO_1 23	I/O	(see Note 1)	MMC1 Data bit 1.
62	MMC2_D1	MMC2_DAT1/UAR T4_RX/GPIO_133 MMC1_DAT2/MCS	I/O	3.3V or 1.8V (see Note 1)	MMC2 Data bit 1.
63	MMC1 D2	PI2_SOMI/GPIO_1 24	I/O	3.3V or 1.8V (see Note 1)	MMC1 Data bit 2.
		MMC2_DAT2/MCS PI3_CS1/GPIO_13		3.3V or 1.8V	
64	MMC2_D2	4	I/O	(see Note 1)	MMC2 Data bit 2.

SOM Net Name 3.3V_or_1.8V	Microprocessor Name	I/O	Voltage	Description I/O Voltage Output from SOM. Do not use
				I/O Voltage Output from SOM. Do not use
2.21/ or $1.91/$			0.01/	
221/ar 101/			3.3V or 1.8V	this as a general purpose power source.
3.37 01 1.07	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
	MMC2 DAT3/MCS	-	(000 1000 1)	
	PI3 CS0/GPIO 13		3.3V or 1.8V	
MMC2 D3	5	I/O	(see Note 1)	MMC2 Data bit 3.
			<u>í</u>	I/O Voltage Output from SOM. Do not use
			3.3V or 1.8V	this as a general purpose power source.
3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
TOUCH X1	_	I	1.8V	Touch Left (X+) Input to TSC2004.
	MMC1 DAT3/MCS			
	PI2 CSO/GPIO 12		3.3V or 1.8V	
MMC1_D3	5 – –	I/O	(see Note 1)	MMC1 Data bit 3.
TOUCH X2	_	Ι	1.8V	Touch Left (X-) Input to TSC2004.
	MMC1 DAT4/GPI		3.3V or 1.8V	
MMC1 D4	O 126	I/O		MMC1 Data bit 4.
		I	1.8V	Touch Left (Y+) Input to TSC2004.
	MMC1 DAT5/GPI			
MMC1 D5		I/O		MMC1 Data bit 5.
	_		1°	Touch Left (Y-) Input to TSC2004.
	MMC1 CMD/GPIO			
MMC1 CMD		I/O		MMC1 Command signal.
<u> </u>			(000 11000 1)	
			3.3V or 1.8V	
MMC2 CMD		I/O		MMC2 Command signal.
				MMC1 Clock signal. This signal has a 47
MMC1 CLK		0		ohm series resistor on the SOM.
<u> </u>		-	(000 11000 1)	
			3.3V or 1.8V	MMC2 Clock signal. This signal has a 47
MMC2 CLK		0		ohm series resistor on SOM.
DGND		1		Ground. Connect to digital ground.
	_	I		Ground. Connect to digital ground.
				USB1 Data Minus (see Note 4). Connects
uP USB1 DM		I/O	(see Note 3)	to USB3320 on the SOM.
	USB0_DM/UART3		<u> </u>	
uP USB0 DM		I/O	(see Note 3)	USB0 Data Minus (see Note 4).
			<u> </u>	USB1 Data Plus (see Note 4). Connects to
uP USB1 DP		I/O	(see Note 3)	USB3320 on the SOM.
	USB0 DP/UART3		, í	
uP USB0 DP		I/O	(see Note 3)	USB0 Data Plus (see Note 4).
			· · · · · ·	USB1 VBus. This signal is used by the
				USB3320 to determine when a device is
USB1 VBUS	_	I	5V	connected/disconnected.
uP USB0 ID	USB0 ID	I	(see Note 3)	USB0 ID signal.
		Ι	· · · · ·	USB0 VBus.
		I		USB0 VBus.
<u> </u>				
			3.3V or 1.8V	
UART2 CTS	44	Ι		UART2 Clear To Send signal.
5V IN		I	5V	Not used on SOM-M2. Do not connect.
<u> </u>	UART2 RTS/MCB	•		
			1	
	SP3_DR/GPT10_P		3.3V or 1.8V	
UART2_RTS		Ο	3.3V or 1.8V (see Note 1)	UART2 Ready To Send signal.
	TOUCH_X1 MMC1_D3 TOUCH_X2 MMC1_D4 TOUCH_Y1 MMC1_D5 TOUCH_Y2 MMC1_CMD MMC2_CMD MMC2_CLK DGND JP_USB1_DM JP_USB1_DM JP_USB1_DP JP_USB1_DP JP_USB1_DP JSB1_VBUS JP_USB0_ID JSB1_VBUS JSB0_VBUS JSB0_VBUS JART2_CTS	MMC2_D3 5   3.3V_or_1.8V VDDSHV   TOUCH_X1    MMC1_DAT3/MCS   PI2_CS0/GPIO_12   MMC1_D3 5   TOUCH_X2    MMC1_DAT4/GPI   O_126   TOUCH_Y2    MMC1_D5 O_127   TOUCH_Y2    MMC1_CMD 121   MMC2_CMD 121   MMC2_CMD 121   MMC2_CMD 121   MMC2_CMD 121   MMC2_CMD 121   MMC1_CLK 120   MMC1_CLK 120   MMC2_CLK 120   MMC2_CLK 130   OGND    JP_USB1_DM    JP_USB1_DM    JP_USB0_DM RX_IRRX   JP_USB0_DD    JP_USB0_DP    JP_USB0_DP    JSB1_VBUS    JSB0_VBUS USB0_VBUS   USB0_VBUS USB0_VBUS   JSB0_VBUS USB0_VBUS   UART2_	MMC2_D3 5 I/O   3.3V_or_1.8V VDDSHV O   TOUCH_X1  I   MMC1_DAT3/MCS PI2_CS0/GPI0_12   MMC1_D3 5 I/O   TOUCH_X2  I   MMC1_DAT4/GPI O_126 I/O   MMC1_D4 O_126 I/O   TOUCH_Y1  I   MMC1_DAT5/GPI O 127   MMC1_CMD 121 I/O   MMC1_CMD 121 I/O   MMC1_CMD 121 I/O   MMC2_CMD MMC1_CLK/GPIO 1/O   MMC1_CLK 120 O   MMC1_CLK 120 O   MMC1_CLK 120 O   MMC2_CLK TS/GPIO_131 I/O   MMC2_CLK TS/GPIO_130 O   OGND  I   JP_USB1_DM  I/O   JP_USB0_DM  I/O   JP_USB0_DP  I/O   JSB0_VBUS USB0_DP/UART3 I/O   JSB0_VBUS USB0_VBUS <	MMC2_D3   5   I/O   (see Note 1)     3.3V_or_1.8V   VDDSHV   0   (see Note 1)     TOUCH_X1    I   1.8V     MMC1_DAT3/MCS   PI2_CS0/GPIO_12   3.3V or 1.8V     MMC1_D3   5   I/O   (see Note 1)     TOUCH_X2    I   1.8V     MMC1_DAT4/GPI   3.3V or 1.8V   (see Note 1)     TOUCH_Y2    I   1.8V     MMC1_DAT5/GPI   J.3V or 1.8V   (see Note 1)     TOUCH_Y1    I   1.8V     MMC1_DAT5/GPI   J.3V or 1.8V   (see Note 1)     TOUCH_Y2    I   1.8V     MMC1_CMD   121   I/O   (see Note 1)     MMC1_CLK   I/O   (see Note 1)   0     MMC1_CLK/GPIO   3.3V or 1.8V   MMC1_CLK/GPIO   3.3V or 1.8V     MMC1_CLK   120   O   (see Note 1)   0     MMC2_CLK   TS/GPIO_131   I/O   (see Note 1)   0     OGND    I

Downloaded from **Elcodis.com** electronic components distributor

		Microprocessor			
J1 Pin#	SOM Net Name	Name	I/O	Voltage	Description
		UART2_TX/MCBS			
		P3_CLKX/GPT11_			
		PWM_EVT/GPIO_		3.3V or 1.8V	
	UART2_TX	146	0	(see Note 1)	UART2 Transmit signal.
94	DGND	VSS	Ι	GND	Ground. Connect to digital ground.
		UART2_RX/MCBS			
		P3_FSX/GPT8_P			
		WM_EVT/GPIO_1		3.3V or 1.8V	
95	UART2_RX	47	0	(see Note 1)	UART2 Receive signal.
96	5V_IN		Ι	5V	Not used on SOM-M2. Do not connect.
				3.3V or 1.8V	
97	UART3_TX	UART3_TX_IRTX	0	(see Note 1)	UART3 Transmit signal.
98	5V_IN	_	Ι	5V	Not used on SOM-M2. Do not connect.
				3.3V or 1.8V	
99	UART3_RX	UART3_RX_IRRX	Ι	(see Note 1)	UART3 Receive signal.
100	DGND	VSS	Ι	GND	Ground. Connect to digital ground.

**NOTE 1:** Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.

**NOTE 2:** At startup, the boot mode is determined by sampling uP\_SYS\_BOOT [0:6]. Resistors on the SOM pull these pins to a default value. User boards may select alternate boot modes by pulling selected pins opposite their default value; to do this, the user board must use resistors of much lower impedance than those used on the SOM. User boards must ensure that other circuits do not drive or load down these pins at startup. Driving/loading these pins at startup may cause the AM3517 microprocessor to latch an incorrect boot mode.

**NOTE 3:** USB voltage levels follow the USB specification and depend on the USB operating speed. Please see the *USB 2.0 Specification* for more information.

**NOTE 4:** Route USB signals as 45 ohms single ended, 90 ohm differential.

J2 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
				3.3V or 1.8V	
1	GPMC_D7	GPMC_D7	I/O	(see Note 1)	GPMC Bus Data Bit 7.
		GPMC_NCS7/GP MC_IO_DIR/0/GPT			
		8_PWM_EVT/GPI		3.3V or 1.8V	Interrupt for Ethernet PHY (LAN9710). 4.7K
2	ENET_INTn	O_58		(see Note 1)	pull-up on SOM.
		GPMC_D8/GPIO_		3.3V or 1.8V	
3	GPMC_D8	44	I/O	(see Note 1)	GPMC Bus Data Bit 8.
4	GPMC_WAIT1	GPMC_WAIT1/UA RT4_TX/GPIO_63	Ι	3.3V or 1.8V (see Note 1)	WAIT1 signal for GPMC interface.
5	GPMC_D9	GPMC_D9/GPIO_ 45	I/O	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 9.
6	GPMC_WAIT2	GPMC_WAIT2/UA RT4_RX/GPIO_64	Ι	3.3V or 1.8V (see Note 1)	WAIT2 signal for GPMC interface.
7	GPMC_D10	GPMC_D10/GPIO _46	I/O	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 10.
8	GPMC_NBE1	GPMC_NBE1/GPI O_61	0	3.3V or 1.8V (see Note 1)	BYTE Enable 1 for GPMC Interface.

# 6.2 J2 Connector 100-Pin Descriptions

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
<u> </u>		GPMC_D11/GPIO		3.3V or 1.8V	
9	GPMC_D11	_47 GPMC NBE0 CL	I/O	(see Note 1) 3.3V or 1.8V	GPMC Bus Data Bit 11.
10	GPMC NBE0 CLE	E/GPIO 60	0	(see Note 1)	BYTE Enable 0 for GPMC Interface.
10		GPMC_D11/GPIO	0	3.3V or 1.8V	
11	GPMC D12	48	I/O	(see Note 1)	GPMC Bus Data Bit 12.
	· · · -			3.3V or 1.8V	
12	GPMC_WEn	GPMC_NWE	0	(see Note 1)	GPMC Bus Write Enable.
		GPMC_D11/GPIO		3.3V or 1.8V	
13	GPMC_D13	_49	I/O	(see Note 1)	GPMC Bus Data Bit 13.
				3.3V or 1.8V	ODMO Due Outent Frankla
14	GPMC_OEn	GPMC_NOE	0	(see Note 1)	GPMC Bus Output Enable.
15	GPMC D14	GPMC_D11/GPIO 50	I/O	3.3V or 1.8V (see Note 1)	GPMC Bus Data Bit 14.
10		GPMC NADV AL	1/0	3.3V or 1.8V	
16	GPMC NADV ALE		0	(see Note 1)	GPMC Bus Address Latch Enable.
		GPMC D11/GPIO	-	3.3V or 1.8V	
17	GPMC_D15	_51	I/O	(see Note 1)	GPMC Bus Data Bit 15.
		GPMC_CLK/GPIO		3.3V or 1.8V	
18	GPMC_CLK	_59	0	(see Note 1)	GPMC Bus Clock.
19	DGND	VSS	I	GND	Ground. Connect to digital ground.
20	DGND	VSS	I	GND	Ground. Connect to digital ground.
21	RFU	_	NA	NA	Reserved for future use. Do not connect.
		GPMC_NCS5/SYS			
		_NDMAREQ2/0/G PT10_PWM_EVT/		3.3V or 1.8V	
22	GPMC nCS5	GPIO_56	0	(see Note 1)	GPMC Bus Chip Select 5.
		GPMC_A1/GPIO_		3.3V or 1.8V	
23	GPMC_A1	34	0	(see Note 1)	GPMC Bus Address Bit 1.
		GPMC_NCS4/SYS			
		_NDMAREQ1/GPT			
04	DTOINIT	9_PWM_EVT/GPI		3.3V or 1.8V	Active low. Real Time Clock Interrupt. This
24	RTCINTn	O_55 GPMC_A2/GPIO_	0	(see Note 1) 3.3V or 1.8V	signal has a 4.7k pull-up.
25	GPMC A2	35	0	(see Note 1)	GPMC Bus Address Bit 2.
20		GPMC NCS3/SYS	, v		
		_NDMAREQ0/GPT			
		10_PWM_EVT/GPI		3.3V or 1.8V	
26	GPMC_nCS3	O_54	0	(see Note 1)	GPMC Bus Chip Select 3.
		GPMC_A3/GPIO_	-	3.3V or 1.8V	
27	GPMC_A3	36	0	(see Note 1)	GPMC Bus Address Bit 3.
		GPMC_NCS2/GPT 9 PWM EVT/GPI		3.3V or 1.8V	
28	GPMC nCS2	9_FVVIVI_EV1/GF1 O_53	0	(see Note 1)	GPMC Bus Chip Select 2.
20		GPMC A4/GPIO	, v	3.3V or 1.8V	
29	GPMC_A4	37	0	(see Note 1)	GPMC Bus Address Bit 4.
	_	GPMC_NCS1/GPI		3.3V or 1.8V	
30	GPMC_nCS1	O_52	0	(see Note 1)	GPMC Bus Chip Select 1.
		GPMC_A5/GPIO_	_	3.3V or 1.8V	
31	GPMC_A5	38	0	(see Note 1)	GPMC Bus Address Bit 5.
22			~	3.3V or 1.8V	CDMC Due Chin Colort 0
32	GPMC_nCS0	GPMC_nCS0 GPMC_A6/GPIO_	0	(see Note 1) 3.3V or 1.8V	GPMC Bus Chip Select 0.
33	GPMC A6	GPMC_A6/GPIO_ 39	ο	(see Note 1)	GPMC Bus Address Bit 6.
	<u></u>			3.3V or 1.8V	
34	GPMC_D0	GPMC D0	I/O	(see Note 1)	GPMC Bus Data Bit 0.
		GPMC A7/GPIO		3.3V or 1.8V	

36 (	SOM Net Name	Name		VOITADE	Description
				Voltage 3.3V or 1.8V	Description
	GPMC D1	GPMC D1		(see Note 1)	GPMC Bus Data Bit 1.
37 (		GPMC_A8/GPIO_	-	3.3V or 1.8V	
		41 – –	0	(see Note 1)	GPMC Bus Address Bit 8.
				3.3V or 1.8V	
38 C		GPMC_D2	I/O	(see Note 1)	GPMC Bus Data Bit 2.
		GPMC_A9/SYS_N			
20		DMAREQ2/GPIO_		3.3V or 1.8V	GPMC Bus Address Bit 9.
39 C	GPMC_A9	42	0	(see Note 1) 3.3V or 1.8V	GPMC Bus Address Bil 9.
40 0	GPMC D3	GPMC D3	I/O	(see Note 1)	GPMC Bus Data Bit 3.
	_	GPMC A10/SYS			
		NDMAREQ3/GPIO		3.3V or 1.8V	
41 C	GPMC_A10	_43	0	(see Note 1)	GPMC Bus Address Bit 10.
				3.3V or 1.8V	
		GPMC_D4		(see Note 1)	GPMC Bus Data Bit 4.
43 F	RFU			NA	Reserved for future use. Do not connect.
				3.3V or 1.8V	
		GPMC_D5		(see Note 1)	GPMC Bus Data Bit 5.
45 F	RFU		NA	NA 3.3V or 1.8V	Reserved for future use. Do not connect.
46 (	GPMC D6	GPMC D6	I/O	(see Note 1)	GPMC Bus Data Bit 6.
		VSS	<u>"0</u> 	GND	Ground. Connect to digital ground.
		VSS	- <u>-</u>	GND	Ground. Connect to digital ground.
	50118	100	•		External power source input. This signal
					should be driven directly by a single cell
					lithium-ion battery or a fixed regulated
49 N	MAIN_BATT_IN	—	I	max 6V	power source. See Sections 3.2 & 4.5.1.1.
					External power source input. This signal
					should be driven directly by a single cell
50 N	MAIN BATT IN		ı.	max 6V	lithium-ion battery or a fixed regulated power source. See Sections 3.2 & 4.5.1.1.
					External power source input. This signal
					should be driven directly by a single cell
					lithium-ion battery or a fixed regulated
51 N	MAIN_BATT_IN	—		max 6V	power source. See Sections 3.2 & 4.5.1.1
					External power source input. This signal
					should be driven directly by a single cell
52 N	MAIN BATT IN		I	max 6V	lithium-ion battery or a fixed regulated power source. See Sections 3.2 & 4.5.1.1.
		VSS		GND	Ground. Connect to digital ground.
		VSS	<u> </u>	GND	Ground. Connect to digital ground.
	RFU	— —	-	NA	Reserved for future use. Do not connect.
		TV_OUT1	0	_	Composite/Luma S-Video (See Note 4).
	ETHER_LINK_ACT_L				
	EDn		0	<u> </u>	Connect to anode of Ethernet Activity LED.
		TV_OUT2	0		Chroma S-Video (See Note 4).
		I2C3_SDA/GPIO_1		3.3V or 1.8V	
59 u		85	I/O	(see Note 1)	I2C3 Serial Data.
		I2C2_SDA/GPIO_1		3.3V or 1.8V	
60 u		83	I/O	(see Note 1)	I2C2 Serial Data.
61		I2C3_SCL/GPIO_1	0	3.3V or 1.8V	12C2 Sarial Clock
61 u		84 I2C2 SDA/GPIO 1	0	(see Note 1) 3.3V or 1.8V	I2C3 Serial Clock.
62 L		12C2_SDA/GPIO_1 68	0	(see Note 1)	I2C2 Serial Clock.
	JI _1202_00L		0		Connect to cathode of Ethernet Speed
, 1	ETHER SPEED LED		0		LED.

		Microprocessor			
J2 Pin#	SOM Net Name	Name	I/O	Voltage	Description
64	VRTC_IN	—	Ι	2V-5V	Voltage for Real Time Clock on the SOM.
					I/O Voltage Output from SOM. Do not use
				3.3V or 1.8V	this as a general purpose power source.
65	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
		MCBSP1_CLKR/M			
		CSPI4_CLK/GPIO	-	3.3V or 1.8V	McBSP1 Receive Clock. This signal has a
66	uP_McBSP1_CLKR	_156	0	(see Note 1)	22 ohm series resistor on the SOM.
					I/O Voltage Output from SOM. Do not use
07	2.01/2000		0	3.3V or 1.8V	this as a general purpose power source.
67	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
68	uP McBSP CLKS	McBSP CLKS	Ο	3.3V or 1.8V (see Note 1)	McBSP Shared Clock. This signal has a 22 ohm series resistor on the SOM.
69	RFU	IVICEOF_CERO	NA	NA	Reserved for future use. Do not connect.
69	RFU	-	ΝA	NA 3.3V or 1.8V	Reserved for future use. Do not connect.
70		MCDOD1 EQV	ο		MoRSD1 Transmit Frame Syna signal
70	uP_MCBSP1_FSX	MCBSP1_FSX	0	(see Note 1)	McBSP1 Transmit Frame Sync signal. Ethernet Transmit plus (+). This signal has
					a 49.9 ohm pull-up on the SOM. See Note
71	ETHER TX+		0		2.
/ I			0	3.3V or 1.8V	£.
72	uP MCBSP1 DR	MCBSP1 DR	I	(see Note 1)	McBSP1 Receive Data signal.
12			•		Ethernet Transmit minus (-). This signal
					has a 49.9 ohm pull-up on the SOM. See
73	ETHER TX-	_	0	_	Note 2.
-	_		-	3.3V or 1.8V	
74	uP MCBSP1 DX	MCBSP1 DX	0	(see Note 1)	McBSP1 Transmit Data signal.
		-			Ethernet Receive plus (+). This signal has
					a 49.9 ohm pull-up on the SOM. See Note
75	ETHER_RX+		_		2
				3.3V or 1.8V	
76	uP_MCBSP1_FSR	MCBSP1_FSR	Ι	(see Note 1)	McBSP1 Receive Frame Synch signal.
					Ethernet Receive minus (-). This signal has
					a 49.9 ohm pull-up on the SOM. See Note
77	ETHER_RX-		Ι	-	2.
		MCBSP1_CLKX/M			
70		CBSP3_CLKX/GPI	0	3.3V or 1.8V	McBSP1 Transmit Clock. This signal has a
78	UP_MCBSP1_CLKX	O_162	0	(see Note 1)	22 ohm series resistor on the SOM.
79 80	DGND			GND	Ground. Connect to digital ground.
80	DGND		I	GND	Ground. Connect to digital ground.
		MCSPI1_CLK/MM		2.2 / or $1.0$ /	CDI1 clock signal. This signal has a 22 chm
81	uP_SPI1_CLK	C2_DAT4/GPIO_1 71	0	3.3V or 1.8V (see Note 1)	SPI1 clock signal. This signal has a 22 ohm series resistor on the SOM.
01		MCBSP2 CLKX/G	0	3.3V or 1.8V	McBSP2 Transmit Clock. This signal has a
82	uP MCBSP2 CLKX	PIO 117	0	(see Note 1)	22 ohm series resistor on the SOM.
02		MCSPI1 SOMI/M	<u> </u>		
		MC2 DAT6/GPIO		3.3V or 1.8V	
83	uP SPI1 SOMI	173	I	(see Note 1)	SPI1 Slave Out, Master In signal.
		MCBSP2 FSX/GPI		3.3V or 1.8V	
84	uP MCBSP2 FSX	O_116	0	(see Note 1)	McBSP2 Transmit Frame Sync signal.
		MCSPI1 SIMO/M		ľ í	, <u> </u>
		MC2_DAT5/GPIO_		3.3V or 1.8V	
85	uP_SPI1_SIMO	172	0	(see Note 1)	SPI1 Slave In, Master Out signal.
		MCBSP2_DX/GPI		3.3V or 1.8V	
86	uP_MCBSP2_DX	O_119	0	(see Note 1)	McBSP2 Transmit Data signal.
		MCSPI1_CS0/MM			
		C2_DAT7/GPIO_1	-	3.3V or 1.8V	
87	uP_SPI1_SCSn0	74	0	(see Note 1)	Chip Select 0 for SPI1.
		MCBSP2_DR/GPI		3.3V or 1.8V	
88	uP_MCBSP2_DR	O_118	I	(see Note 1)	McBSP2 Receive Data.

Downloaded from **Elcodis.com** electronic components distributor

n
t 1 for SPI1.
or future use. Do not connect.
t 2 for SPI1. This signal has a 47
resistor on the SOM.
or future use. Do not connect.
t 2 for SDI1
t 3 for SPI1.
or future use. Do not connect.
or future use. Do not connect.
signal. This signal has a 22
resistor on the SOM.
t 1 for SPI2.
Out, Master In signal.
t 0 for SPI2.
In, Master Out signal.

**NOTE 1:** Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.

**NOTE 2:** Route Ethernet signals as 50 ohms single ended, 100 ohm differential.

# 6.3 J3 Connector 100-Pin Descriptions

J3 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
1	up_DSS_DOUT16	DSS_DATA16/GPI O_86		3.3V or 1.8V (see Note 1)	DSS bus data bit 16.

		Microprocessor			
J3 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					Boot Select 2. This signal may be used as a GPIO after the boot process is
					complete. This signal must not have a load during boot so the boot sequence is
		SYS_BOOT2/GPI		3.3V or 1.8V	not disrupted. This signal has a 4.7k pull-
2	up_SYS_BOOT2	0_4	Ι	(see Note 1)	up.
3	up DSS DOUT17	DSS_DATA17/GPI O 87	ο	3.3V or 1.8V (see Note 1)	DSS bus data bit 17.
					Boot Select 5. This signal may be used
					as a GPIO after the boot process is complete. This signal must not have a
		SYS BOOT5/MMC			load during boot so the boot sequence is
		2_DIR_DAT3/GPI		3.3V or 1.8V	not disrupted. This signal has a 4.7k pull-
4	up_SYS_BOOT5	O_7 DSS DATA18/MC	I	(see Note 1)	down.
		SPI3_CLK/DSS_D		3.3V or 1.8V	
5	up_DSS_DOUT18	ATA4/GPIO_88	0	(see Note 1)	DSS bus data bit 18.
		HDQ_SIO/SYS_AL TCLK/I2C2 SCCB			
		E/I2C3_SCCBE/G		3.3V or 1.8V	
6	HDQ_SIO	PIO_170	I/O	(see Note 1)	One wire interface signal.
		DSS_DATA19/MC SPI3_SIMO/DSS		3.3V or 1.8V	
7	up_DSS_DOUT19	DATA3/GPIO_89	0		DSS bus data bit 19.
8	PM_I2C_SCL	NA	Ι		Power measurement I2C clock signal.
		DSS_DATA20/MC SPI3_SOMI/DSS_		3.3V or 1.8V	
9	up_DSS_DOUT20	DATA2/GPIO_90	0	(see Note 1)	DSS bus data bit 20.
10	PM_I2C_SDA	NA	I/O		Power measurement I2C data signal.
		DSS_DATA21/MC SPI3 CS0/DSS D		3.3V or 1.8V	
11	up DSS DOUT21	ATA1/GPIO 91	0		DSS bus data bit 21.
				, , , , , , , , , , , , , , , , , , ,	Boot Select 0. This signal may be used
					as a GPIO after the boot process is complete. This signal must not have a
					load during boot so the boot sequence is
10		SYS_BOOT2/GPI		3.3V or 1.8V	not disrupted. This signal has a 4.7k pull-
12	up_SYS_BOOT0	O_2 DSS DATA22/MC	I	(see Note 1)	down.
		SPI3_CS1/DSS_D		3.3V or 1.8V	
13	up_DSS_DOUT22	ATA0/GPIO_92	0	(see Note 1)	DSS bus data bit 22.
14	RFU	DSS DATA23/DS	NA	N/A	Reserved for future use. Do not connect.
		S_DATA5/GPIO_9		3.3V or 1.8V	
15	up_DSS_DOUT23	3	0	(see Note 1)	DSS bus data bit 23.
					Active high. SYS_CLKREQ is connected to the enable of the 26MHz main clock
					oscillator. This signal may be driven high
					when the SOM is in sleep state to drive
					SYS_CLKOUT1 (uP_OBSCLK) out without waking the AM3517. Please see
		SYS_CLKREQ/GP		3.3V or 1.8V	TI's AM35xx Reference Manual for more
16	SYS_CLKREQ	IO_1		(see Note 1)	information.
17	RFU		NA	NA 3.3V or 1.8V	Reserved for future use. Do not connect. AM35x output clock (26MHz). This signal
18	uP_OBSCLK	PIO_10	0	(see Note 1)	has a 22 ohm series resistor on the SOM.
19	DGND	VSS	I	GND	Ground. Connect to digital ground.
20	DGND	VSS		GND	Ground. Connect to digital ground.

		Microprocessor			
J3 Pin# SOM Net Na	ime	Name	I/O	Voltage	Description
		MCBSP4 CLKX/G		Ŭ	•
		PIO_152/MM_FSU		3.3V or 1.8V	
21 uP_McBSP4	CLKX	SB3_TXSE0	0	(see Note 1)	McBSP4 Transmit Clock signal.
		MCBSP3_CLKX/U			
		ART2_TX/GPIO_1		3.3V or 1.8V	
22 uP_McBSP3		42/0	0	(see Note 1)	McBSP3 Transmit Clock signal.
		MCBSP4_DX/GPI O 154/0/MM FSU		3.3V or 1.8V	
23 uP McBSP4	DX	SB3_TXDAT			McBSP4 Transmit Data signal.
		MCBSP3 DX/UAR			nobol i Hanonik Bata olgitali
		T2_CTS/GPIO_14		3.3V or 1.8V	
24 uP_McBSP3	DX_	0/0	0	(see Note 1)	McBSP3 Transmit Data signal.
		MCBSP4_DR/GPI			
		0_153/0/MM_FSU		3.3V or 1.8V	
25 uP_McBSP4	_DR	SB3_RXRCV	I	(see Note 1)	McBSP4 Receive Data signal.
		MCBSP3_DR/UAR T2_RTS/GPIO_14		3.3V or 1.8V	
26 uP McBSP3		1/0			McBSP3 Receive Data signal.
		MCBSP4 FSX/GPI	1		
		0 155/0/MM FSU		3.3V or 1.8V	
27 uP_McBSP4	_FSX	SB3_TXEN_N			McBSP4 Transmit Sync signal.
		MCBSP3_FSX/UA			
		RT2_RX/GPIO_14		3.3V or 1.8V	
28 uP_McBSP3	_FSX	3/0	0		McBSP3 Transmit Sync signal.
29 BUFF_DIS		<u> </u>		NA	Used for test only. Do not connect.
		CCDC_DATA0/I2C		3.3V or 1.8V	
30 CCDC_D0		3_SDA/GPIO_99		· /	CCDC bus data bit 0.
31 RFU			NA	NA	Reserved for future use. Do not connect.
32 CCDC_D1		CCDC_DATA1/GP IO 100	I	3.3V or 1.8V (see Note 1)	CCDC bus data bit 1.
33 RFU				NA	Reserved for future use. Do not connect.
		CCDC DATA2/GP		3.3V or 1.8V	
34 CCDC_D2		IO 101/HW DBG4	I		CCDC bus data bit 2.
35 WLAN RS2	32 RX	NA	1	1.8V	Used for test only. Do not connect.
36 RFU			NA	NA	Reserved for future use. Do not connect.
37 WLAN RS2	32 TX	NA	0	1.8V	Used for test only. Do not connect.
		MMC2_DAT4/MM			
		C2_DIR_DAT0/MM			
		C3_DAT0/GPIO_1		3.3V or 1.8V	
38 MMC2_D4		36		· · · · · ·	MMC2 data bit 4.
39 UART_DBG			0	1.8V	Used for test only. Do not connect.
		MMC2_DAT5/MM C2 DIR DAT1/MM			
		C2_DIR_DATI/MINI C3_DAT1/GPIO_1			
		37/MM_FSUSB3_		3.3V or 1.8V	
40 MMC2_D5		RXDP	I/O		MMC2 data bit 5.
41 BT_DBG		_	0	1.8V	Used for test only. Do not connect.
		MMC2_DAT6/MM			
		C2_DIR_CMD/MM			
		C3_DAT2/GPIO_1		3.3V or 1.8V	
42 MMC2_D6		38/0		· /	MMC2 data bit 6.
43 RFU			NA	NA	Reserved for future use. Do not connect.
		MMC2_DAT7/MM			
		C2_CLKIN/MMC3_ DAT3/GPIO_139/0			
		DAT3/GPI0_139/0		3.3V or 1.8V	
44 MMC2 D7				3.3V or 1.8V (see Note 1)	MMC2 data bit 7.

		Microprocessor			
J3 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					Select line to choose between
					GPMC_nCS0 and GPMC_nCS2 for
					NAND. NAND_SEL high (default) will send GPMC nCS0 to NAND; NAND SEL
					low will send GPMC_nCS0 to NAND, NAND_SEL
					Please refer to the Application Board
				3.3V or 1.8V	schematics for an example of external
46	NAND SEL		Ι	(See Note 1)	chip select usage.
				ř í	External VBUS power supply control for
					USB1. Please see the SMSC USB3320
47	USB1_CPEN	NA		3.3V	Datasheet for more information.
	RFU		NA	NA	Reserved for future use. Do not connect.
49	RFU		NA	NA	Reserved for future use. Do not connect.
50	RFU	—	NA	NA	Reserved for future use. Do not connect.
51	DGND			GND	Ground. Connect to digital ground.
					Active low. Reset output from the
					AM3517 microprocessor. This signal is open collector only. There should be no
		SYS NRESWARM		3.3V or 1.8V	pull-ups on this line. Use RESOUTh to
52	uP RESWARMn	/GPIO 30	I/O	(see Note 1)	drive external device reset lines.
	RFU		NA	ŇA	Reserved for future use. Do not connect.
					Active low. Buffered reset output from the
					AM3517 microprocessor that drives all
					onboard reset inputs. This signal should
					be used to drive reset inputs on external
54	RESOUTn	NA	0	3.3V or 1.8V (see Note 1)	chips that require similar timing to the onboard devices.
54 55	RFU	INA	O NA	NA	
55 56	RFU	—	NA	NA	Reserved for future use. Do not connect. Reserved for future use. Do not connect.
50 57	RFU		NA	NA	Reserved for future use. Do not connect.
58	RFU		NA	NA	Reserved for future use. Do not connect.
50 59	RFU		NA	NA	Reserved for future use. Do not connect.
00			147.1	3.3V or 1.8V	
60	uP I2C1 SCL	I2C1 SCL	0	(see Note 1)	I2C1 clock signal.
61	RFU		NA	NA	Reserved for future use. Do not connect.
				3.3V or 1.8V	
62	uP_I2C1_SDA	I2C1_SDA	I/O	(see Note 1)	I2C1 data signal.
		ETK_D15/HSUSB2			
		_DATA1/GPIO_29/			
		MM_FSUSB2_TXS			
		E0/HSUSB2_TLL_ DATA1/HW_DBG1		3.3V or 1.8V	
63	ETK_D15	7	I/O	(see Note 1)	ETK bus data bit 15.
60 64	RSRV01		NA	NA	Reserved for future use. Do not connect.
	-			1	I/O Voltage Output from SOM. Do not use
				3.3V or 1.8V	this as a general purpose power source.
65	3.3V_or_1.8V	VDDSHV	0	(see Note 1)	Use this pin to power level shifters etc.
66	RSRV02	—	NA	NA	Reserved for future use. Do not connect.
					I/O Voltage Output from SOM. Do not use
67	2 3\/ or 1 0\/		0	3.3V or 1.8V	this as a general purpose power source.
67 68	3.3V_or_1.8V RSRV10	VDDSHV	O NA	(see Note 1) NA	Use this pin to power level shifters etc. Reserved for future use. Do not connect.
00		ETK D14/HSUSB2	INA		
		DATA0/GPIO 28/			
		MM FSUSB2 RX			
		RCV/HSUSB2_TL		1	
		L_DATA0/HW_DB		3.3V or 1.8V	
69	ETK_D14	G16	I/O	(see Note 1)	ETK bus data bit 14.

Downloaded from **Elcodis.com** electronic components distributor

		Microprocessor			
J3 Pin#	SOM Net Name	Name		Voltage	Description
70	RSRV11	—	NA	NA	Reserved for future use. Do not connect.
		ETK_D13/HSUSB2			
		NXT/GPIO_27/M			
		M_FSUSB2_RXD M/HSUSB2_TLL		3.3V or 1.8V	
71	ETK D13	NXT/HW DBG15	I/O		ETK bus data bit 13.
72	RSRV12		NA	NA	Reserved for future use. Do not connect.
12		ETK D12/HSUSB2	11/1		
		DIR/GPIO_26/HS			
		USB2_TLL_DIR/H		3.3V or 1.8V	
	ETK_D12	W_DBG14		· /	ETK bus data bit 12.
74	RSRV13	—	NA	NA	Reserved for future use. Do not connect.
75	uP_HSUSB1_CLK	ETK_CTL/MMC3_ CMD/HSUSB1_CL K/GPIO_13/MM_F SUSB1_RXDP/HS USB1_TLL_CLK/H W_DBG1	0	3.3V or 1.8V (see Note 1)	Not connected on the SOM (R1 absent).
76	RSRV14	_	NA	NA	Reserved for future use. Do not connect.
		ETK_CLK/MCBSP 5_CLKX/MMC3_C LK/HSUSB1_STP/ GPIO_12/HSUSB1 TLL_STP/HW_D		3.3V or 1.8V	
77	uP_HSUSB1_STP	BG0	0	(see Note 1)	High speed USB1 bus STOP signal.
78	RSRV15	—	NA	NA	Reserved for future use. Do not connect.
79	DGND	—		GND	Ground. Connect to digital ground.
80	DGND	<u> </u>		GND	Ground. Connect to digital ground.
81	ETK D11	ETK_D11/MCSPI3 _CLK/HSUSB2_ST P/GPIO_25/MM_F SUSB2_RXDP/HS USB2_TLL_STP/H W DBG13	I/O	3.3V or 1.8V (see Note 1)	ETK bus data bit 11.
01				3.3V or 1.8V	
82	uP_TCK	тск	Ι		JTAG TCK signal.
				3.3V or 1.8V	
83	ETK_D10	—	I/O	· /	ETK bus data bit 10.
	D DTOK		~	3.3V or 1.8V	
84	uP_RTCK	RTCK/ GP8[0]	0	(see Note 1)	JTAG RTCK signal.
05		ETK_D9/SYS_SE CURE_INDICATO R/MMC3_DAT5/H SUSB1_NXT/GPIO _23/MM_FSUSB1_ RXDM/HSUSB1_T LL_NXT/HW_DBG	0	3.3V or 1.8V	
85	uP_HSUSB1_NXT	11	0	(see Note 1)	High speed USB1 bus NEXT signal. uP EMU1 is part of the JTAG interface.
					Please reference TI's AM35xx Reference
				3.3V or 1.8V	Manual for more information. This signal
86	uP_EMU1	EMU1	Ι	(see Note 1)	has a 4.7k pull-up on the SOM.
87	uP HSUSB1 DIR	ETK_D8/SYS_DR M_MSECURE/MM C3_DAT6/HSUSB 1_DIR/GPIO_22/H SUSB1_TLL_DIR/ HW_DBG10	0	3.3V or 1.8V (see Note 1)	High speed USB1 bus direction.
<u> </u>			-	N====	

		Microprocessor			
J3 Pin#	SOM Net Name	Name	I/O	Voltage	Description
					uP_EMU0 is part of the JTAG interface.
				2.21/ar 1.01/	Please reference TI's AM35xx Reference Manual for more information. This signal
88	uP EMU0	EMU0	I	3.3V or 1.8V (see Note 1)	has a 4.7k pull-up on the SOM.
00		ETK D3/MCSPI3	- 1		
		CLK/MMC3 DAT3/			
		HSUSB1 DATA7/			
		GPIO_17/HSUSB1			
		_TLL_DATA7/HW_		3.3V or 1.8V	
89	uP_HSUSB1_D3	DBG5	I/O	· · · · ·	High speed USB1 bus data bit 3.
00		тро	~	3.3V or 1.8V	
90	uP_TDO	TDO	0	(see Note 1)	JTAG TDO signal.
		ETK_D6/MCBSP5 DX/MMC3 DAT2/			
		HSUSB1 DATA6/			
		GPIO 20/HSUSB1			
		_TLL_DATA6/HW_		3.3V or 1.8V	
91	uP_HSUSB1_D6	DBG8	I/O		High speed USB1 bus data bit 6.
				3.3V or 1.8V	
92	uP_TDI	TDI	I	(see Note 1)	JTAG TDI signal.
		ETK_D5/MCBSP5			
		_FSX/MMC3_DAT 1/HSUSB1 DATA5			
		GPIO 19/HSUSB			
		1_TLL_DATA5/HW		3.3V or 1.8V	
93	uP HSUSB1 D5	DBG7	I/O		High speed USB1 bus data bit 5.
				3.3V or 1.8V	
94	uP_TMS	TMS	Ι	(see Note 1)	JTAG TMS signal.
		ETK_D4/MCBSP5			
		_DR/MMC3_DAT0/			
		HSUSB1_DATA4/			
		GPIO_18/HSUSB1 TLL DATA4/HW		3.3V or 1.8V	
95	uP HSUSB1 D4	DBG6	I/O		High speed USB1 bus data bit 4.
		8800		3.3V or 1.8V	
96	uP TRSTn	TRST	I		JTAG TRSTn signal.
	-	ETK D3/MCSPI3		/	j v v
		CLK/MMC3_DAT3/			
		HSUSB1_DATA7/			
		GPIO_17/HSUSB1		0.01/	
07		_TLL_DATA7/HW_ DBG5	I/O	3.3V or 1.8V	High speed USP1 bus data bit 7
97	uP_HSUSB1_D7	ETK D0/MCSPI3	1/0		High speed USB1 bus data bit 7.
		SIMO/MMC3_DAT			
		4/HSUSB1 DATA0			
		/GPIO_14/MM_FS			
		USB1_RXRCV/HS			
		USB1_TLL_DATA		3.3V or 1.8V	
98	uP_HSUSB1_D0	0/HW_DBG2	I/O	(see Note 1)	High speed USB1 bus data bit 0.
		ETK_D2/MCSPI3_			
		CS0/HSUSB1_DA TA2/GPIO_16/MM			
		FSUSB1 TXDAT/			
		HSUSB1 TLL DA		3.3V or 1.8V	
99	uP HSUSB1 D2	TA2/HW DBG4	I/O		High speed USB1 bus data bit 2.

J3 Pin#	SOM Net Name	Microprocessor Name	I/O	Voltage	Description
		ETK_D1/MCSPI3_			
		SOMI/HSUSB1_D			
		ATA1/GPIO_15/M			
		M_FSUSB1_TXSE			
		0/HSUSB1 TLL D		3.3V or 1.8V	
100	uP_HSUSB1_D1	ATA1/HW_DBG3	I/O	(see Note 1)	High speed USB1 bus data bit 1.

**NOTE 1:** Most AM3517 SOM-M2 I/O pins are dual-voltage capable; that is, the SOM I/O pins may be configured to operate at 3.3V or 1.8V; however, all IO pins must be set to the same voltage. The desired I/O voltage is set via J1.37. See Section 4.5.2 for more information.

